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Saini, Dalvir K., Ph.D., Department of Electrical Engineering, Wright State Uni-
versity, 2018. True-Average Current-Mode Control of DC-DC Power Converters:
Analysis, Design, and Characterization.
Energy efficient, wide-bandwidth, and well-regulated dc-dc power converters are
in great demand in today’s emerging technologies in areas such as medical, commu-
nication, aerospace, and automotive industries. In addition to design and selection of
the converter components, a robust closed-loop modeling is very essential for reliable
power-electronic systems.
Two closed-loop control techniques for power converters exist: voltage-mode con-
trol and current-mode control. The principles of voltage-mode control have been ex-
plored in great depths by researchers over the last two decades. However, the dynamic
modeling of current-mode controlled dc-dc power converters has many uncharted ar-
eas that needs careful attention. Two main methods exist under the category of
current-mode control: peak current-mode control and average current-mode control.
Both of these control strategies are very attractive in applications that require fast
control speeds, improved voltage regulation, and improved power supply noise re-
jection ratio. In recent technological advancements, where high noise immunity and
tight regulation are desired, the average current-mode control has proven to be a
superior choice, when compared to other control techniques for power converters.
In this dissertation, a complete systematic theoretical framework for analysis,
design, characterization, and measurements of the dc-dc converters with average
current-mode control is introduced. To overcome the drawbacks of the traditional
average current-mode control method, a new “true-average” current-mode control
technique is proposed. The new technique is implemented on the basic converter
topologies namely, buck, boost, and buck-boost. The dynamic small-signal models of
iii
the converter power-stages are developed using the circuit-averaging technique. The
inner-current loop of the power converters is designed and their frequency-domain,
time-domain, and pole-zero domain characteristics are exploited. Subsequently, the
outer-voltage loop is designed in the presence of current-controlled power stage and
the overall converter performance is evaluated against dynamically-varying operating
conditions.
A laboratory prototype of a buck-boost converter for 12 V to 5 V at 25 W
operating at 200 kHz was designed, built, and measured. The theoretically predicted
results were validated both through simulations and experiments. The techniques
to measure the small-signal open-loop and closed-loop transfer functions are also
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1 Introduction
Current-mode control of pulse-width modulated dc-dc converters has been one of the
most challenging and interesting topic of study in the vast field of power electronics
for almost two decades. Even to this day, rigorous research to establish a solid and a
systematic characterization of current-mode controlled dc-dc power converters is being
performed. Current works in current-mode control are focused towards the analysis,
design, modeling, and its efficient implementation in a wide-variety of important
applications such as power factor correctors, battery chargers, and LED drivers. This
dissertation aims to develop a complete characterization of average current-mode
controlled basic dc-dc power converter topologies.
Current-mode control, particularly peak current-mode control was invented by
Cecil W. Deisch of Bell Labs/Western Electric in 1978 [1]. The invention mainly
helped to balance the ac flux in a transformer of a push-pull converter in order to
keep the core from walking off into saturation caused by a minor difference in the
volt-sec balance, which generally occurred in converters with slightly asymmetric
drive waveforms or due to load transients. In view of the growing demand for dc-
dc converters, especially in military, telecommunication, and aerospace industries, it
became extremely necessary to develop static and dynamic models of power electronic
systems. Dr. Slobodan Ćuk first introduced the state-space averaging technique,
where the circuit behavior in switching sub-intervals were mathematical represented
in the form of state variables- with the state variables being the inductor current or
capacitor voltage. Pioneer research, which realized the important aspects of closed-
loop stability of peak current-mode controlled dc-dc converters was conducted by
Dr. David Middlebrook and Dr. F. D. Tan of California Institute of Technology in
1985. These works even to this day serve as a starting point for establishing stability
criteria, especially in cascaded or multi-level power converters [2]-[5].
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The concept of average current-mode control was re-instated by Lloyd Dixon from
Unitrode Electronics in 1990 [9], [10]. In the following years, closed-loop modeling
of average current-mode controlled ac-dc and dc-dc converters were performed by
various researchers including Raymond B. Ridley [6]-[8] and Jian Sun et al [27].
Before describing the principle of operation of average current-mode control, it is
imperative to discuss properties of peak current-mode control. Fig. 1.1 shows the
basic circuit of a peak current-mode controlled boost dc-dc converter. In peak current-
mode control, the peak of the inductor current waveform is tracked and controlled.
The peak inductor current is compared to the current reference (or current program)
set by the outer voltage loop of the dc-dc converter. As the peak value of the sensed
inductor current becomes equal to the current reference, the comparator outputs a
logic high at the instant of comparison and is logic low for all other values. The
comparator output is connected to the reset pin of the RS-latch, whereas the set pin
is connected to a clock tuned to operate at the switching frequency. Initially, the set
pin enables the latch output to switch on state. Eventually, as the reset pin receives
a logic high, the output of latch resets the switch to off position and remains in this
state until the clock sets it back to high position. The following demerits are observed
as a consequence of the operation of peak current-mode control:
• Highly susceptible to noise- At the instant of comparison of the peak inductor
current and the current reference, a noise spike is created. The noise signal
can create false triggering of the logic gates resulting in undesirable switching
events.
• Slope compensation required- The peak current-mode control needs slope com-
pensation circuitry for duty ratio higher than 0.5 in order to avoid instability.
The fixed compensation ramp provides adequate compensation, however will




















Figure 1.1: Basic circuit of a peak current-mode controlled boost dc-dc converter.
increased distortion [9].
• High peak to average current ratio- The inductor current peak to average ratio
is high. Therefore, the outer voltage loop cannot completely eliminate this error
between the peak and the average values. This is a problem, especially in power
factor corrector converters and causes distortion in the input current waveform.
• Uncompensated current loop gain is low- In the classical peak current-mode
control, the uncompensated loop gain is very low. Therefore, stronger compen-
sation schemes such as Type-II and Type-III voltage error amplifiers are needed
to boost the loop gain at dc.
1.1 Principle of Operation of Existing Average Current-Mode
Control Technique
In the conventional average current-mode control, the time-varying average value of
the sensed inductor current is regulated. Fig. 1.2 shows the circuit of a buck dc-dc
converter with the conventional average current-mode control scheme. The reference



































































Figure 1.2: Circuit of a buck dc-dc converter with the conventional average current-
mode control scheme [9].
the outer voltage loop is set to be equal to the desired inductor current average. A
high gain integrating amplifier in the current loop attempts the track the average
value of the inductor current and outputs the amplified current error to a pulse-width
modulator. The amplified current error is compared to a large amplitude sawtooth
waveform oscillating at the switching frequency at the PWM comparator inputs.
Unlike in peak current-mode control, the current loop gain can be modified for
optimum performance by the compensation network in the current loop. For example,
it is possible to have equal loop gain crossover frequencies in both peak current-mode
and average current-mode control schemes, but the gain will be much greater in
average current-mode control at lower frequencies. This is essential to reduce the
steady-state error significantly.
Although, the conventional average current-mode control has unique advantages
over peak current-mode, a few challenges were encountered. Fig. 1.3 shows the duty
cycle, sensed inductor current vRS, output of current error amplifier vCi, sawtooth
waveform vsaw, and gate-to-source voltage waveform relevant to a buck dc-dc con-
4
Figure 1.3: Waveforms showing the challenges encountered with Dixon’s method of
average current-mode control.
verter. As the input voltage increases, the duty cycle must reduce. At low duty
cycles, the inductor current ripple increases in magnitude. Since the error amplifier,
basically magnifies the error between the sensed inductor current and the current
reference, the large inductor current ripple is also amplified . Therefore, the com-
parison between the sawtooth waveform and the amplified error output takes place
more than once in each switching period resulting in subharmonic oscillations. This
drawback cannot be ignored especially in converters used as power factor correctors.
Also, this method limits the designer from implementing switch current sensing due
to larger current magnitudes. Moreover, even under normal operating conditions,
the current-loop error amplifier must filter the switching frequency component in
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the sensed inductor current as well as perform normal compensation functions. In
this technique, the inductor current is sensed and converted into sensed voltage by a
current-to-voltage transducer. The sensed voltage comprises of both dc and switch-
ing frequency ripple and is supplied to the control circuit. An integral single-lead (or
Type II) control circuit is used in this technique, which performs two tasks:
1. Provides the required compensation for the inner loop.
2. Acts as a low-pass filter to reduce the switching frequency ripple in the sensed
voltage. The control circuit comprises of a pole at origin and a single pole-zero
pair located at high frequencies. The pole at the origin provides a high dc gain
to reduce the steady-state error, the high-frequency zero extends the current
loop crossover frequency, and the high-frequency pole must filter the switching
frequency ripple in the sensed signal [27].
A few evident shortcomings of this technique are as follows:
• The control circuit has a limited degree of freedom. For example, tuning its
components for a desired phase margin will compromise the low-pass filter re-
quirements and vice versa.
• At a high input voltage, the duty cycle is low and the inductor current ripple
is high. This yields a large ripple at the control voltage supplied to the pulse-
width modulator. The slope of the control voltage exceeds the slope of the
carrier voltage, causing switching instability [12], [9], [27].
• Due to the above two drawbacks, pulsating or discontinuous currents such as
the switch current or diode current in the converter cannot be effectively sensed.
• Since the inductor current is sampled per switching period, the need for includ-














































































Figure 1.4: Block diagram of true-average current-mode controlled dc-dc power con-
verters.
• The location of the high-frequency pole is close to the switching frequency.
Therefore, its contribution in reducing the switching frequency ripple and prov-
ing any compensation for the inner loop at high frequencies is undermined.
Therefore, a modified circuit shown in Fig. 1.4 is proposed in this work. Here,
the compensation circuit and the low-pass filter are decoupled and they function
independently. The sensed voltage due to the inductor current is provided to a low-
pass filter dedicated only to cancel its switching frequency component. The output
voltage of the low-pass filter with a reduced switching frequency ripple component
is provided to the control circuit. Thus, the control voltage also exhibits a reduced
ripple.
1.2 Principle of Operation of True-Average Current-Mode
Control Technique
Fig. 1.4 shows the block diagram of the true-average current-mode controlled dc-dc
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Figure 1.5: Key waveforms related to the feedback path in true-average current-mode
control.
path. The sense resistor or current sensor is placed in the inductor branch to sense
the inductor current. The sensed voltage is vRS. The sensed voltage is provided to an
low-pass filter composed of a resistor and capacitor network. The switching frequency
component is eliminated by the low-pass filter, therefore, the filter output voltage is
dc with negligible ripple. The effective feedback voltage to the inner loop is vF I . The
reference voltage to the inner current loop vRI is governed by the outer voltage loop.
Based on the desired parameters such as high bandwidth and high dc gain of the
inner current loop, an appropriate control circuit with forward path impedance Zii
and the feedback path impedance Zfi will be derived and is a topic of discussion in
the subsequent sections. The control voltage vCI at the output of the controller is
compared with a sawtooth waveform vsaw, which generates the duty cycle dT . By
virtue of circuit operation, the true average value of the inductor current (or any
branch current) is sensed and controlled by the inner current loop.
The major advantages of using the modified technique are :
1. The compensation and filtering processes are performed independently. A good
selection of the filter cutoff frequency assists the dynamic response and will be
8
shown further.
2. The feedback voltage to the control circuit contains primarily the average value
of the sensed current and the switching frequency component is negligible.
Therefore, a discontinuous switch or diode current with large amplitudes, a
continuous or discontinuous inductor current of any amplitude, or the load cur-
rent can be sensed by placing the current sensor in the corresponding branch.
3. The low-pass filter can be placed either in the feedback path or the forward
path to reduce the ripple in the control voltage.
4. Due to the presence of the low-pass filter, the current loop does not behave as
a sampling system. Thus, the effect of sampling gain is eliminated.
5. The problems due to switching instability are completely avoided as the control
voltage intersects the carrier voltage only once during each switching period.
While the circuits addressed in [13]-[16] use the modified average current control
scheme for buck and cascaded boost converter topologies, their tuning procedure and
their inner loop analysis has not been reported. This work endeavors to present a com-
plete inner loop analysis of different power converters, whose average inductor current
is regulated by the proposed modified current-mode control scheme. The steady-state
large-signal operation, open- and closed-loop transfer functions, and transient char-
acteristics are presented.
1.3 Steady-State Operation
The inductor current comprises of switching frequency component ∆iL superimposed
on dc value IL. The potential difference across the sensed resistor RS is given as
vRS = RsiL = Rs(IL + ∆iL). (1.1)
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The filter eliminates the switching frequency component of vRS. By selecting appro-
priate sense resistance Rs, VRS can be made equal to VRI , where VRI is the current
reference voltage. The output voltage of the active filter is then compared to the
reference voltage VRI . The error signal is given as
VEI = VRI − VF I . (1.2)
The error signal is the input to the controller. The output of the controller is given
as
VCI = VRI + Tci0VEI , (1.3)
where Tci0 is the dc gain of the controller. The pulse-width-modulator circuit is an
inverting op-amp comparator. The control voltage is applied to the non-inverting
input and the sawtooth voltage signal vsaw is applied to the inverting input of the
comparator. For any change in the control voltage vC from VC to VC + vc, the duty
cycle dT also changes from D to D + d. The control voltage-to-duty cycle transfer








where VT m is the amplitude of the sawtooth waveform. In steady state VEI ≈ 0,
which yields VCI = VRI . From (1.4), VCI = DVT m.
A buck dc-dc converter with the true-average current-mode control was simulated
and its waveforms are shown in Fig. 1.6. Fig. 1.3 shows the duty cycle, sensed
inductor current vRS, output of current error amplifier vCI , sawtooth waveform vsaw,
and gate-to-source voltage waveform relevant to a buck dc-dc converter. It can be
seen that as the duty cycle decreases, the inductor current ripple increases. The
comparator is able to track the amplified error voltage and produce gate-to-source
voltage oscillating at the switching frequency.
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Figure 1.6: Waveforms related to the proposed true average current-mode controlled
dc-dc power converters as opposed to the Dixon’s method shown in Fig. 1.2.
1.4 Motivation
A systematic characterization of the true-average current-mode control (ACMC) of
dc-dc converters was an open topic. The dynamic behavior, detailed design, net-
work transfer functions, network impedances of ACMC dc-dc converters are still not
reported in its entirety. The main motivations of this dissertation includes:
• To perform pioneer research related to the improvisation of existing average
current-mode control theory.
• To combine the technical concepts in control theory and power conversion for
the development of a good power supply.
• To lay the theoretical and analytical framework for future studies in this field




• To identify the critical problems and challenges in the existing average current-
mode control technique, for example, the Dixon’s method.
• To propose the “true-average” current-mode control technique, which can po-
tentially overcome the problems in the existing technique.
• To implement the proposed control technique on a buck-boost, buck, and boost
dc-dc converters.
• To analyze the steady-state waveforms and to design the inner-current loop.
• To develop small-signal models of the inner-current loop for the buck-boost,
buck, and boost converters in continuous-conduction mode.
• To derive transfer functions related to inner-current loop.
• To derive voltage-loop relevant transfer functions for the current-controlled dc-
dc converters.
• To evaluate ac and transient characteristics for above-mentioned dc-dc convert-
ers.
• To verify the derived models through simulations for the two-loop system.
• To perform experimental validation for closed-loop buck-boost converter with
true average current-mode control.
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2 True-Average Current-Mode-Control of Buck-Boost
DC-DC Converter
The circuit of pulse-width modulated (PWM) DC-DC buck-boost converter is shown
in Fig. 2.1. The operation of buck-boost converter in continuous-conduction mode
(CCM) is given in details in [34]. The circuit of buck-boost converter consists of a
power MOSFET S, a diode D0, an inductor L, a filter capacitor C, and a load resistor
RL. The switch is turned on and off at a switching frequency fs and at a duty cycle
D. The converter efficiency is η. The aims of this chapter are:
1. To describe dc characteristics.
2. To introduce small-signal linear model.
3. To derive and analyze the open-loop power stage transfer functions.
4. To derive and analyze the open-loop input and output impedances.
5. To design and analyze a compensator circuit.
6. To derive and analyze the closed inner-current loop transfer functions.
7. To demonstrate the behavior of true-average current-mode control.
8. To derive and analyze the closed inner-current loop transfer functions.
9. To derive and analyze the closed outer-voltage loop transfer functions.
2.1 DC Characteristics
The dc voltage transfer functions of buck-boost converter for CCM are given in details
in [34]. The idealized current and voltage waveforms of the switching network of
13
buck-boost converter is shown in Fig. 2.2. Circuit averaging technique is applied to











ILdt = DIL. (2.1)
Hence, the MOSFET can be replaced by an ideal dc current-dependent current source.











(VI − VO)dt = D(VI − VO). (2.2)
The diode can be replaced by an ideal dc voltage-dependent voltage source. The dc
component of the input current is
II = D(II + IO) (2.3)
and the dc component of output current is
IO = (1 − D)(II + IO). (2.4)









































Figure 2.2: Waveforms of ideal switching network. (a) gate-to-source voltage of switch
(b) switch current, and (c) diode voltage.








Fig. 2.3 shows the linearized dc and low frequency model of buck dc-dc converter.
Inductor is a short circuited and filter capacitor is open circuited in the dc model.


























where rL, rDS, VF , RF , rC , Co are the parasitic resistance of the inductor, on-state
resistance of the MOSFET, forward voltage of the diode, forward resistance of the
diode, equivalent series resistance of the filter capacitor, and output capacitance of
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the MOSFET, respectively.
2.2 Small-Signal Model of PWM Buck-Boost Converter in
CCM
The dc model is perturbed about the dc operating point resulting in large-signal
nonlinear model. The large-signal quantities can be expressed as the sum of dc and
ac components as
iS = IS + is, (2.9)
iL = IL + il, (2.10)
vD = VD + vd, (2.11)
vI = VI + vi, (2.12)
vO = VO + vo, (2.13)
and
dT = D + d, (2.14)
where iS, iL, vD, vI , vO, and dT are the large-signal switch current, inductor current,
diode voltage, input voltage, output voltage and duty cycle, respectively. The quanti-
ties is, il, vd, vi, vo, and d are the small-signal switch current, inductor current, diode
voltage, input voltage, output voltage and duty cycle, respectively. Hence from (2.1)
iS = dT iL = (D + d)(IL + il) (2.15)
and from (2.2)
vD = dT (vI − vO) = (D + d)[(VI + vi) − (VO − vo)]. (2.16)
In (2.15) and (2.16), the high-order ac terms are eliminated by using the small-
signality conditions yielding a linearized large-signal model. The dc and ac terms













Figure 2.3: DC and low-frequency model of the pulse-width modulated buck-boost
dc-dc converter.









averaged small-signal model as shown in Fig. 2.4. The equivalent averaged resistance
r connected in series with the magnetizing inductance L is given as
r = DrDS + (1 − D)RF + rL. (2.17)
2.3 Design Example
The subsequent analysis is done on the buck-boost converter designed for the following
specifications:




















Figure 2.4: Small-signal model of the pulse-width modulated buck-boost dc-dc con-
verter in continuous-conduction mode (CCM).
2. Output voltage VO = 5 V.
3. Output power PO = 10 W.
4. Load resistance RL = 2.5 Ω.
5. Switching frequency fs = 200 kHz.
6. Inductance to ensure CCM operation L = 10 µH.
7. Filter capacitance C = 120 µF.
The equivalent series resistances of the inductor is rL = 1 mΩ and the capacitor
is rC = 1 mΩ. The selected MOSFET was IRF540 by International Rectifiers and
the selected diode was MBR10100 by Vishay Semiconductors. From their respective
datasheets, the on-state resistance of the MOSFET and the on-resistance of the
diode were rDS = 0.11 Ω and RF = 0.07 Ω. Diode forward voltage is VF = 0.3 V.
The calculated value of converter efficiency is η = 88%. The required duty cycle to
achieve the rated output voltage is D = 0.3213. The equivalent averaged resistance
r ≈ 0.1 Ω. The open-loop dc quantities from Section 2.1 are given in Table 2.1.
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2.4 Open-Loop, Closed-Inner Loop, and Closed-Outer Loop
Transfer Functions
The transfer functions derived henceforth can be defined and categorized in two ways:
1. Control transfer functions
2. Disturbance transfer functions
The control transfer functions are created by the critical path of open-loop and closed-
loop systems. The control variables are duty cycle in open-loop, inner-loop current
reference for closed-inner loop, and voltage reference for closed-outer loop transfer
functions. The control transfer functions relate the control variables with the output
variables such as inductor current and output voltage. These transfer functions are
required to determine the following characteristics of a power supply:
• Open-loop and closed-loop bandwidth (also termed as control bandwidth or
speed).
• Stability in terms of phase margin and gain margin.
• Magnitude of correction the critical path can provide for disturbances in the
input voltage and load current.
On the other hand, the disturbance transfer functions relate the output variable such
as inductor current for closed-inner loop or output voltage for closed-voltage loop
with the disturbance variable such as input voltage or load current. The parameters
of these transfer functions must exhibit the following features:
• Audio susceptibility or the power supply disturbance rejection capability.
• Stability information and attenuation capabilities of the converter output volt-
age for change in the load current.
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• Identify the behavior of the input current caused by changes in the input voltage.
In the following sections, the analytical derivations of important control and dis-
turbance transfer functions for the buck-boost dc-dc converters are presented for the
power stage, closed-inner loop, and closed-outer voltage loop. The magnitude and
phase plots of these transfer functions and step responses are discussed using MAT-
LAB. Then, the theoretically predicted results are validated using circuit simulations
performed on SABER.
2.5 Power Stage Transfer Functions
The following power stage transfer functions are discussed in the subsequent section:
1. Duty cycle-to-output voltage transfer function Tp (Control).
2. Duty cycle-to-inductor current transfer function Tpi (Control).
3. Input voltage-to-output voltage transfer function Mv (Disturbance).
4. Input voltage-to-inductor current transfer function Mvi (Disturbance).
5. Reverse current gain Ai (Disturbance).
6. Input impedance Zi (Disturbance).
7. Output impedance Zo (Disturbance).
The small-signal model of the PWM buck-boost converter is shown in Fig. 2.4.






The input and the switch currents are
ii = is = Dil + ILd. (2.19)
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The current through the inductor is










Applying Kirchhoff’s voltage law, the output voltage is
vo = (VI + VO)d + D(vi + vo) − ilZ1. (2.21)
The impedances Z1 and Z2 are




















2.5.1 Duty Cycle-to-Output Voltage Transfer Function Tp
The duty cycle-to-output voltage transfer function is obtained by setting vi = 0 and
io = 0 in Fig. 2.4. Setting vi = 0 in (2.21) and rearranging
vo = (VI + VO)d + Dvo − ilZ1. (2.24)
Substituting (2.20) in (2.24)








































Figure 2.5: Theoretically obtained magnitude and phase plots of the duty cycle-to-
output voltage transfer function Tp.
 f (Hz)



































Figure 2.6: Magnitude and phase plots of the duty cycle-to-output voltage transfer



























(VI + VO)(1 − D) − ILZ1
1 − D
Z2(1 − D)
Z1 + Z2(1 − D)2
=
[(VI + VO)(1 − D) − ILZ1]Z2
Z1 + Z2(1 − D)2
.
(2.28)












(s + ωzn)(s − ωzp)




















where the dc gain Tpo is
Tpo =
Vor − (1 − D)
2(VI + VO)RL
(1 − D)[r + RL(1 − D)2]
, (2.30)













r + RL(1 − D)2
LC(RL + rC)
, (2.32)
and the damping ratio is
ξ =




LC(RL + rC)[r + RL(1 − D)2]
. (2.33)






and the angular frequency of the right-half plane zero is
ωzp =
(1 − D)2(VI + VO)RL − VOr
LVO
=
(1 − D)2RL − Dr
DL
. (2.35)
Fig. 2.5 shows the theoretically obtained magnitude and phase plots of duty
cycle-to-output voltage transfer function. The theoretical results were validated by
simulation. Fig. 2.6 shows the magnitude and phase plots of duty cycle-to-output
voltage transfer function using SABER Simulator. The gain at dc and low-frequencies
is nearly Tp0 = 27.1 dB = 22.63 V/V. The natural corner frequency of the second-
order low-pass filter formed by the inductor, capacitor, and load resistor is fo =
3.24 kHz. The gain decreases by 40 dB/dec beyond fo. The duty cycle-to-output
voltage transfer function of the buck-boost converter exhibits a right-half plane (RHP)
zero located at fzp = ωzp/2π. The RHP zero is a zero for magnitude but behaves like
a pole for phase. The RHP zero cancels the effect of one of the complex conjugate
poles reducing the fall-off slope to −20 dB/dec. Beyond fzp, the gain decreases by
−20 dB/dec and is finally canceled by the left-half plane zero (LHP) zero fzn = ωzn/2π
created by the capacitor C and its resistance rC . The gain at high frequencies is
constant and equal to −30 dB at high frequencies. The zero frequency is caused by
the series combination of the filter capacitance and the equivalent series resistance
of the filter capacitance. The phase is −180◦ at dc and low frequencies indicating
a phase inversion between the duty cycle and the output voltage, i.e., as duty cycle
increases or decreases, the output voltage decreases or increases, respectively. With
increase in frequency, the phase rolls off by −180◦ per decade due to the complex
conjugate poles. In addition, the presence of the RHP zero adds an additional phase
of −45◦ per decade at fzp, thereby having the phase cross −360
◦. At high frequencies,
the effect on pole (or RHP zero) is nullified by the LHP zero and phase begins to
roll-up towards −270◦.
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Figure 2.7: Theoretically obtained magnitude and phase plots of the duty cycle-to-
inductor current transfer function Tpi.
 f (Hz)





































Figure 2.8: Magnitude and phase plots of the duty cycle-to-inductor current transfer
function Tpi obtained by circuit simulation.
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2.5.2 Duty Cycle-to-Inductor Current Transfer Function Tpi
The duty cycle-to-output voltage transfer function is obtained by setting vi = 0 and
io = 0 in Fig. 2.4. Setting vi = 0 in (2.21) and rearranging

































































(VI + VO) + IL(1 − D)Z2
Z1 + (1 − D)2Z2
. (2.40)
Substituting (2.22) and (2.23) in (2.40) gives the control-to-inductor current transfer


























where the dc gain Tpio is
Tpio =
2VO + VI
r + RL(1 − D)2
, (2.42)
the gain Tpix is
Tpix =




and the angular frequency of the left-half plane zero is
ωzi =
1 + D
C[rC(1 + D) + RL]
. (2.44)
Fig. 2.7 shows the theoretically obtained magnitude and phase plots of the control-
to-inductor current transfer function. The theoretical results were validated by simu-
lation. Fig. 2.8 shows the magnitude and phase plots of the control-to-inductor cur-
rent transfer function using SABER Simulator. The gain at dc and low-frequencies
is nearly Tpi0 = 17.8 dB = 25 A/V. The natural corner frequency of the second-order
low-pass filter formed by the inductor, capacitor, and load resistor is fo = 3.24 kHz.
The transfer function exhibits a LHP zero fzi = ωzi/2π and a pair of complex conju-
gate poles at fo. The frequency of the LHP zero fzi is inversely proportional to the
filter capacitance and the load resistance. Beyond fo The gain decreases at the rate
of 20 dB/dec. The phase starts at zero and rises to 45◦ due to fzi. This means that at
low frequencies, the duty cycle signal leads the inductor current by a particular phase
angle. The bandwidth of Tpi is larger than that of Tp. Therefore, the inner-current
loop presents a faster response in inductor current for change in duty cycle. The
low-frequency zero fzi depends on the load resistance RL and the parameters of the
filter capacitance, namely C and rC . As the value of RL is decreased at a fixed C, fzi
moves towards fo. The nature of the roots of the characteristic equation (denomina-
tor of Tpi) or the poles of Tpi converts from complex conjugate to real. At a specific
minimum load resistance, fzi ≈ fo, i.e., fzi cancels the effect of one of the complex
conjugate poles at fo producing a first-order dominant pole system. The dominant
pole is therefore caused by the inductor and load resistance.
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2.5.3 Input Voltage-to-Output Voltage Transfer Function Mv
The input voltage-to-output voltage transfer function is obtained by setting d = 0
and io = 0 in Fig. 2.4. Setting d = 0 in (2.21) and rearranging
vo = Dvi + Dvo − ilZ1, (2.45)
which becomes
vo(1 − D) = Dvi − ilZ1. (2.46)
Setting d = 0 in (2.20) and rearranging, we get


































Figure 2.9: Theoretically obtained magnitude and phase plots of the input voltage-
to-output voltage transfer function Mv.
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Substituting (2.49) in (2.46)





























Z1 + Z2(1 − D)2
.
(2.52)
Substituting (2.22) and (2.23) in (2.40) gives the input voltage-to-output voltage





























































Figure 2.10: Magnitude and phase plots of the input voltage-to-output voltage trans-
fer function Mv obtained by circuit simulation.
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where the dc gain Mvo is
Mvo =
RL(1 − D)D










The angular frequency of the left-half plane zero ωzn is given in (2.34).
Fig. 2.9 shows the theoretically obtained magnitude and phase plots of the input
voltage-to-output voltage transfer function. The theoretical results were validated by
simulation. Fig. 2.10 shows the magnitude and phase plots of the input voltage-to-
output voltage transfer function using SABER Simulator. The gain at dc is nearly
equal to the duty cycle Mvo = −7.2 dB = 0.438 V/V. The gain at dc is mainly
dependent on duty cycle. The gain at dc is below 0 dB for the buck mode and is
above 0 dB for the boost mode. In the buck-boost converter, any change in the
input voltage causes a change in the output voltage during the switch on interval.
In addition, the changes in the input and output voltages take place in opposite
directions resulting in −180◦ phase shift at dc and low frequencies. The phase starts
at zero and decreases towards −180◦. However, the high-frequency LHP zero at ωz
increases the phase to 90◦.
2.5.4 Input Voltage-to-Inductor Current Transfer Function Mvi
The input voltage-to-inductor current transfer function is obtained by setting d = 0
and io = 0 in Fig. 2.4. Setting d = 0 in (2.21) and rearranging







Setting d = 0 in (2.20) and rearranging, we get









Substituting (2.57) in (2.59)



























Z1 + Z2(1 − D)2
. (2.62)


























Figure 2.11: Theoretically obtained magnitude and phase plots of input voltage-to-
inductor current transfer function Mvi.
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Substituting (2.22) and (2.23) in (2.62) gives the input voltage-to-inductor current


























where the dc gain Mvio is
Mvio =
D
r + RL(1 − D)2
, (2.64)










Fig. 2.11 shows the theoretically obtained magnitude and phase plots of the input
voltage-to-inductor current transfer function. The theoretical results were validated
 f (Hz)








































Figure 2.12: Magnitude and phase plots of input voltage-to-inductor current transfer
























Figure 2.13: Small-signal model of the pulse-width modulated buck-boost dc-dc con-
verter in CCM to derive output current-to-inductor current transfer function Ai.
by simulation. Fig. 2.12 shows the magnitude and phase plots of the input voltage-
to-inductor current transfer function using SABER Simulator. The gain at dc is
Mvi0 = − 11.8dB = 0.2582A/V. Through the Mvi current-loop relevant transfer
function, one can observe that the current loop offers a low audio susceptibility at dc
than that provided by the voltage-loop transfer function Mv. All the other frequency-
domain properties remain identical to Tpi.
2.5.5 Reverse Current Gain Ai
The small-signal model to derive output-to-inductor current transfer function is shown
in Fig. 2.13. This model is obtain by setting vi = 0 and d = 0. An independent volt-
age source vt is applied at the output, which forces a current it. Applying Kirchhoff’s
voltage law,
vt = (VI + VO)d + D(vi + vt) − ilZ1. (2.67)
Setting vi = 0 and d = 0 in (2.67),





Applying Kirchoff’s current law
il = ILd + Dil + ib. (2.69)
By setting d = 0 in (2.69), we get
il = Dil + ib. (2.70)
Hence
ib = il(1 − D). (2.71)
The current it is given as
it = −io = iZ2 + ib = −
vt
Z2
+ il(1 − D). (2.72)








+ (1 − D)
]
. (2.73)
Hence, the output current-to-inductor current transfer function or reverse current














+ (1 − D)
.
(2.74)
Substituting (2.22) and (2.23) in (2.74) gives the output current-to-inductor current


























where the dc gain Aio is
Aio =
(1 − D)RL
[r + RL(1 − D)2]
, (2.76)



























Figure 2.14: Theoretically obtained magnitude and phase plots of the output current-
to-inductor current transfer function Ai.
 f (Hz)



































Figure 2.15: Magnitude and phase plots of the output current-to-inductor current
transfer function Ai obtained by circuit simulation.
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and the angular frequency of the left-half plane zero ωzn is given in (2.34).
Fig. 2.14 shows the theoretically obtained magnitude and phase plots of the
output current-to-inductor current transfer function. The theoretical results were
validated by simulation. Fig. 2.15 shows the magnitude and phase plots of the
output current-to-inductor current transfer function using SABER Simulator. The
gain at dc is Ai0 = 0 dB = 1 A/A, i.e., the reverse current gain is unity at dc and
low-frequencies up to nearly fo. Beyond fo the impedance offered by the capacitor
branch is lower than the inductor and the small-signal output current begins to flow
into the capacitor. Therefore, the gain reduces by 20 dB per decade.
2.5.6 Open-Loop Input Impedance Zi
The open-loop input impedance is obtained by setting d = 0 and io = 0 in (2.21) and
(2.20) and rearranging as


















vo = il(1 − D)Z2. (2.81)
Equating (2.81) and (2.78)







Rearrangement of the above equation produces
il
[









Setting d = 0 in (2.19) input current becomes
ii = Dil. (2.84)



























Substituting (2.22) and (2.23) in (2.86) gives the output current-to-inductor current





























where the dc gain Zio is
Zio = Zi(0) = Rio =









and the angular frequency of the left-half plane zero ωzvi is given in (2.66).
Fig. 2.16 shows the theoretically obtained magnitude and phase plots of the input
impedance. The theoretical results were validated by simulation. Fig. 2.17 shows
the magnitude and phase plots of the input impedance using SABER Simulator. The
input resistance Rio at dc is proportional to the duty cycle and the load resistance.
With increase in frequency, the input impedance shows capacitive nature. Beyond fo
the inductive reactance takes over and the input impedance is mainly dominated by
the inductive reactance. In open-loop condition, the input current is in phase with
the input voltage, i.e., a step change in the input voltage in positive direction, causes
a corresponding change in the input current in the same direction.
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Figure 2.16: Theoretically obtained magnitude and phase plots of the input
impedance Zi.
 f (Hz)







































Figure 2.17: Magnitude and phase plots of the input impedance Zi obtained by circuit
simulation.
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2.5.7 Open-Loop Output Impedance Zo
The small-signal model to derive output impedance is shown in Fig. 2.13. This model
is obtain by setting vi = 0 and d = 0. An independent voltage source vt is applied at
the output, which forces a current it. Applying Kirchhoff’s voltage law,
vt = (VI + VO)d + D(vi + vt) − ilZ1. (2.90)
Setting vi = 0 and d = 0 in (2.90),






Applying Kirchoff’s current law
il = ILd + Dil + ib. (2.93)
By setting d = 0 in (2.93)
il = Dil + ib. (2.94)
Hence
il(1 − D) = ib. (2.95)
The current it is given as




Rearrangement of (2.96) yields




Substituting (2.97) and (2.92) in (2.95)
−vt(1 − D)
Z1

























































Z1 + Z2(1 − D)2
.
(2.100)












Z1 + Z2(1 − D)2
.
(2.101)
Substituting (2.22) and (2.23) in (2.101) gives the open-loop output impedance in
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 f (Hz)

















































(s + ωzn)(s + ωrl)




















where the dc gain Zo0 is
Zo0 =
rRL
r + RL(1 − D)2
, (2.103)










The angular frequency of the left-half plane zero ωzn is given in (2.34). Fig. 2.18 shows
the theoretically obtained magnitude and phase plots of the output impedance. The
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theoretical results were validated by simulation. Fig. 2.19 shows the magnitude and
phase plots of the output impedance using SABER Simulator. The output impedance
at dc is approximately equal to Zo(0) = Ro = 0.2 Ω. At dc, the inductor is a short-
circuit and the filter capacitor is an open-circuit. The dc resistance is due to the
parallel combination of the load resistance RL and the equivalent series resistance
r. With increase in frequency, the capacitive reactance is high and the reactance
is mostly offered by the inductive reactance. At a frequency fo, the inductive and
capacitive reactances are equal and the converter filter network undergoes resonance.
Beyond fo, the capacitive reactance dominates and reduces the output impedance to
nearly zero. A positive increase in the load current causes an increase in the output
voltage in the negative direction causing a phase difference of −180◦ at dc and low
frequencies. Summary of calculated values for open-loop transfer functions are given
in Table 2.2.
2.6 Inner-Current Loop
Fig. 2.20 shows the architecture of the inner-current loop with filter. Fig. 2.21
shows the circuit of buck-boost dc-dc converter with inner-current loop. A sense
resistor Rs is placed in the inductor branch to sense the inductor current and is a
part of the feedback network. At low duty ratios, the sensed inductor current ripple
is high. Therefore, the control voltage intersects with the modulator ramp voltage
twice in each cycle resulting in subharmonic instability. The low-pass filter attenuates
the switching frequency components and its harmonics present in the sensed voltage
vRS = RsiL. Therefore, the theoretically obtained output voltage of the low-pass
filter is VF I = RsIL and is governed by the dc component of the sensed inductor
current. Thus, in this method the true-average component of the inductor current is
sensed, thereby reducing the problems due to subharmonic instability and transistor
misgating. The transfer functions related to the inner-current loop, which includes
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Table 2.2: Summary of calculated values for open-loop transfer functions
Variable Value
|Tpo| 22.63 = 27.1 dB
|Tpio| 25.13 = 18.05 dB
|Mvo| 0.438 = −7.2 dB
|Mvio| 0.2582 = −11.8 dB
|Zio| 12.05 = 21.6 dB














filter in the feedback path are derived and discussed in the following sections.
2.6.1 Design
The steady-state average inductor current is IL = VO/[RL(1 − D)] = 2.947 A. At a

























































Figure 2.21: Circuit of buck-boost dc-dc converter with inner-current loop.
modulator is VT m = 5 V, the required steady-state control voltage is VCI = DVT m =
0.3213×5 = 1.61 V. The reference voltage to the current-loop is VRI = VCI at steady-
state since the error voltage is zero, i.e., VRI = 1.61 V . The gain of the feedback path
is controlled mainly by the sensor gain Rs such that Tpicl ≈ 1/Rs. For a steady-state
inductor current IL and the inner-loop reference voltage VRI , which is assumed to be
44










= 0.5452 Ω. (2.106)
A standard resistor Rs = 0.5 Ω was chosen.
2.6.2 Transfer Function of Filter Tf
The low-pass filter stage is composed of a resistor Rf and a capacitor Cf , placed in






















































Tf (jω + ωpf ) = ωpf . (2.111)
















The filter frequency can be set by the amount of attenuation desired. For an
example, to achieve an attenuation of 33% in the filter output voltage at the switching
frequency, i.e., |Tf |(fs) = 0.33, the filter upper cutoff frequency using (2.114) must be
fpf = 0.5fs = 100 kHz. Using (2.109), for fpf = 100 kHz and Rf = 1 kΩ, Cf = 1.6 nF.
2.6.3 Transfer Function of Pulse-Width Modulator Tm











where VT m is the amplitude of the sawtooth waveform. For VT m = 5 V, Tm = 0.2 1/V.
2.6.4 Uncompensated Loop Gain Tki
The natural behavior of the inner-current loop can be determined using the uncom-


















where Tm, Tpi, and Tf are given in (2.115), (2.41), and (2.107), respectively. The dc





r + RL(1 − D)2
. (2.117)
Fig. 2.22 shows the theoretically obtained magnitude and phase plots of the
uncompensated loop gain of the inner-current loop. The gain at dc is Tki0 = 5.88 dB =
1.97 V/V. A high dc gain Tki0 is required in view of the reducing the steady-state
error in the output voltage due ti step changes in the input voltage or load current.
Therefore, a suitable control circuit capable of providing a high gain at dc and provide
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sufficient phase boost at the crossover frequency of the loop gain becomes essential.
An important factor to note is that the phase of the uncompensated loop gain is zero
at dc. This is because the inner-loop absorbs only the inductor branch and does not
take into account the properties of the output network. Typically, the presence of a
low-frequency zero in the Tpi transfer function enables a wider current loop bandwidth
and low phase at the crossover frequency. The phase margin is in the range 40◦ to
90◦ and requires relatively simpler compensation schemes to satisfy the inner current
loop requirements. In this work, the Type-II integral control circuit (also known as
the single-lead integral control circuit) is used.
2.6.5 Transfer Function of Compensation Circuit Tci
An integral-single-lead control circuit introduces a pole at the origin required to boost
the dc gain and a pole-zero pair to adjust crossover frequency fc to maintain required
PM. A detailed procedure to determine the transfer function of the controller to























Figure 2.22: Theoretically obtained magnitude and phase plots of the uncompensated


















Figure 2.23: Circuit of type-II compensator.
improve the dc gain (> 50 dB) and achieve an inner-current loop phase margin
PM = 60◦ is explained in [34].The design can be performed as follows. The magnitude
































and the phase is




















The desired crossover frequency for the loop gain is chosen as fc = 30 kHz. At
this frequency, the magnitude of the uncompensated loop gain transfer function is
|Tki(fc)| = −0.536 dB = 0.94 and its phase is φT k(fc) = −104
◦. The required phase
margin is PM = 60◦. Therefore, the phase boost required at fc is
φm = M − φT k(fc) − 90
◦ = 74.0196◦, (2.120)































Figure 2.24: Theoretically obtained magnitude and phase plots of controller transfer
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Figure 2.25: Magnitude and phase plots of output impedance obtained by circuit
simulation of controller transfer function Tci for the inner-current loop.
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= 708.96 pF. (2.122)
The expression for C1 is
C1 = C2(K
2 − 1) = 35.27 nF. (2.123)




= 1.07 kΩ. (2.124)




























Fig. 2.24 shows the theoretically obtained magnitude and phase plots of the
compensator transfer function used in the inner-current loop. The theoretical results
were validated by simulation. Fig. 2.25 shows the magnitude and phase plots of the
compensator transfer function used in the inner-current loop using SABER Simulator.
The control transfer function is now incorporated into the critical path to determine














Figure 2.26: Block diagram of inner-current loop.
2.6.6 Compensated Loop Gain Ti

































where Ti0 is the gain at s = 0 given as
Ti0 = Tki0Tci0 =
VIRs




Fig. 2.27 shows the theoretically obtained magnitude and phase plots of com-
pensated loop gain of the inner-current loop. The theoretical results were validated
by simulation. Fig. 2.28 shows the magnitude and phase plots of compensated loop
gain of the inner-current loop using SABER Simulator. The gain at dc is greater
than 50 dB and the phase at dc starts at 90◦ due to the presence of controller pole
at origin. The unity gain crossover frequency is 30 kHz and the phase margin is
PM = 60◦. The inner-loop is stable. The following section describes the various
important closed-loop transfer functions of the inner-current loop.
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Figure 2.27: Theoretically obtained magnitude and phase plots of compensated loop
gain Ti of the inner-current loop.
 f(Hz)






































Figure 2.28: Magnitude and phase plots of compensated loop gain Ti of the inner-
current loop obtained by circuit simulation.
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2.7 Closed-Inner Loop Transfer Functions
The following closed-loop transfer functions relevant to the inner-loop are derived:
• Reference voltage to inductor current transfer function Ticl (Control).
• Reference voltage to output voltage transfer function Tpicl (Control).
• Input voltage-to-inductor current transfer function Micl (Disturbance).
• Input voltage-to-output voltage transfer function Mvicl (Disturbance).
• Input voltage-to-duty cycle transfer function Mdi (Disturbance).
• Input Impedance Ziicl (Disturbance).
• Output Impedance Zoicl (Disturbance).
The block diagram required to characterize the inner current loop is as shown in Fig.
2.29. The small-signal current reference vri to the inner-loop is set by the outer loop.
The focus of this section is to analyze the inner-current loop only. Therefore, the
outer-voltage loop has not been shown in the block diagram. The error voltage vei is
formed by the difference between the current reference vri and the feedback voltage
vfi. The feedback voltage vfi is given by
vfi = TfRsil, (2.132)
where Tf is the transfer function of the low-pass filter and Rs is the sense resistor.










where ωff = 2πfff is the filter cutoff frequency. In this work, the filter cutoff fre-
quency is selected as 0.5fs and is based on the allowable ripple in the sensed inductor
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current contributing the concept of the true-average current-mode control (explained
in Section 2.6.2). The gain of the low-pass filter is unity, therefore, it does not affect
the dc gain of the loop gain. The transfer function Tci is the voltage gain of the
Type-II control circuit mentioned in the previous sections. The pulse-width modula-
tor has a linear gain Tm = 1/VT m, where VT m is the maximum value of the sawtooth
waveform.
As the inductor current is controlled by the inner-loop, the inductor current must
be sensed, amplified by Rs, filtered by Tf , and compared to current reference vri to
generate the small-signal error. The following sections perform a complete character-
ization of the inner current loop.
2.7.1 Reference Voltage-to-Inductor Current Transfer Function Ticl
Using the block diagram shown in Fig. 2.29, the closed-loop reference voltage-to-


































vfi = TfRsil. (2.137)
Also, the error voltage is
vei = vri − vfi.
vri = vei + vfi.
(2.138)
Substituting (2.136) and (2.137) in (2.138), we get



































Fig. 2.30 shows the theoretically obtained magnitude and phase plots of compen-
sated loop gain of the inner-current loop reference voltage-to-inductor current transfer
function. The theoretical results were validated by simulation. Fig. 2.31 shows the
magnitude and phase plots of the inner-current loop reference voltage-to-inductor
current transfer function using SABER Simulator. It can be observed that the band-
width of the current loop seen by Ticl is high and equal to nearly 40 kHz. There is
still a margin for bandwidth improvement but at the cost of reduced dc gain. The
transfer function Ticl does not encompass the transfer function Tp (i.e., relevant to the
outer voltage loop). Therefore, maximum speed can be achieved by the inner current
loop itself. This means that for any input or load disturbance, the inner-loop alone
can sufficiently counteract the disturbance and provide the necessary correction in
the inductor current. Ideally, the inductor current is made to follow the fixed current
reference vri, therefore, this form of the current-mode control can also be referred to
as current programmed control.
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Figure 2.30: Theoretically obtained magnitude and phase plots of the inner-current
loop reference voltage-to-inductor current transfer function Ticl.
 f (Hz)








































Figure 2.31: Magnitude and phase plots of the inner-current loop reference voltage-
















Figure 2.32: Block diagram required to derive inner-loop control-to-output voltage
transfer function Tpicl.











2.7.2 Reference Voltage-to-Output Voltage Transfer Function Tpicl
Using the block diagram shown in Fig. 2.32, the closed-loop reference voltage-to-






















Fig. 2.33 shows the theoretically obtained magnitude and phase plots of inner-
current loop reference voltage-to-output voltage transfer function. The theoretical
results were validated by simulation. Fig. 2.34 shows the magnitude and phase plots
of the inner-current loop reference voltage-to-output voltage transfer function using
SABER Simulator. The reference voltage and the output voltage are out of phase by
180◦. The bandwidth of the loop from the reference to the output is limited due to the
filter capacitor. A critical difference can be observed through the block diagram used
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Figure 2.33: Theoretically obtained magnitude and phase plots of reference voltage-
to-output voltage transfer function Tpicl.
 f(Hz)









































Figure 2.34: Magnitude and phase plots ofReference voltage-to-output voltage trans-































Figure 2.35: Block diagram required to derive inner-loop input voltage-to-inductor
current transfer function Micl.























Figure 2.36: Theoretically obtained magnitude and phase plots of input voltage-to-
inductor current transfer function Micl.
to derive the Tpicl transfer function. The output voltage is controlled by the duty cycle
in the buck-boost converter, whereas the inductor current controls the output voltage
in buck converters. In order to characterize the outer loop transfer functions such
as Tpicl, the critical path of the model is converted from voltage-controlled current
source (il/vri) to voltage-controlled voltage source (d/vri). This aspect has not been
previously reported in literature.
59
 f (Hz)







































Figure 2.37: Magnitude and phase plots of input voltage-to-inductor current transfer
function Micl obtained by circuit simulation.
2.7.3 Input Voltage-to-Inductor Current Transfer Function Micl
Using the block diagram shown in Fig. 2.35, the closed-loop input voltage to inductor
















l = (−Ti)il + Mvivi. (2.145)









Fig. 2.36 shows the theoretically obtained magnitude and phase plots of compen-















































Figure 2.38: Block diagram required to derive inner-loop input voltage-to-output
voltage transfer function Mvicl.
function. The theoretical results were validated by simulation. Fig. 2.37 shows the
magnitude and phase plots of the inner-current loop input voltage-to-inductor cur-
rent transfer function using SABER Simulator. As can be seen from (2.147), the Micl
transfer function is a representative case to show the effect of negative feedback, i.e.,
the negative feedback path reduces the disturbance in the input voltage to propagate
through the inductor current branch by a factor of nearly Ti. However, this is pos-
sible only at low to mid frequencies and in the range of frequencies up to fc, where
Ti >> 1. Beyond, this frequency range Ti << 1 and the transfer function Micl ≈ Mvi.
The gain at dc and low frequencies is −50 dB or lower, indicating that the inner-loop
can sufficiently attenuate the input voltage disturbance. The phase starts at −270◦
or 90◦ due to the presence the pole at origin in the loop gain transfer function Ti.
2.7.4 Input Voltage-to-Output Voltage Transfer Function Mvicl
Using the block diagram shown in Fig. 2.38, the closed-loop input voltage to output


















































o = Tpd + Mvvi. (2.155)























Fig. 2.39 shows the theoretically obtained magnitude and phase plots of com-
pensated loop gain of the inner-current loop input voltage-to-output voltage transfer
function. The theoretical results were validated by simulation. Fig. 2.40 shows the
magnitude and phase plots of the inner-current loop input voltage-to-output voltage
transfer function using SABER Simulator. The Mvicl transfer function is an important
transfer function relevant, especially for the output voltage loop. At low frequencies,
the transfer function can be approximated as follows. At low frequencies, Ti >> 1 to
give
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Figure 2.39: Theoretically obtained magnitude and phase plots of input voltage-to-
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Figure 2.40: Magnitude and phase plots of input voltage-to-output voltage transfer
function transfer function Mvicl obtained by circuit simulation.
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Unlike other disturbance transfer functions, the Mvicl transfer function obtained
between the output and the input in presence of the inner-current loop only depends
on Ti instead of 1/Ti. From Table 2.2, Mvo = 0.438, Tpo = 22.63, Tpio = 25.13,
and Mvio = 0.2582. Therefore, at dc and low frequencies, assuming Tio ≈ 100, then
Mviclo ≈ 0.206 = −13.3 dB. Therefore, one can see that the inner current loop cannot
provide large attenuation for the disturbance in input voltage from propagating to
the output. However, by comparing Miclo and Mviclo, for a disturbance in the input
voltage, the amount of attenuation provided for inductor current change is much
larger than that provided for the output voltage change.
2.7.5 Input Voltage-to-Duty Cycle Transfer Function Mdi
Using the block diagram shown in Fig. 2.38, the closed-loop input voltage to duty





























Fig. 2.41 shows the theoretically obtained magnitude and phase plots of compen-
sated loop gain of the inner-current loop input voltage-to-control transfer function.
The theoretical results were validated by simulation. Fig. 2.42 shows the magnitude
and phase plots of the inner-current loop input voltage-to-control transfer function
using SABER Simulator. This transfer function is critical in view of comparing
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Figure 2.41: Theoretically obtained magnitude and phase plots of input voltage-to-
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Figure 2.42: Magnitude and phase plots of input voltage-to-duty cycle transfer func-






























Figure 2.43: Block diagram used to derive inner-closed loop input impeance Ziicl.
the magnitude of correction capable of being provided for the duty cycle by the
inner-loop and the outer loop for disturbances in the input voltage. This analysis
is being reported for the first time in form of transfer functions. From the Bode
plot, the magnitude of the transfer function at dc is nearly Mdi0 = 0.012, i.e., for a
step change in input voltage by 1 V, the duty cycle changes by nearly 0.012 units
in order to correct the disturbance. For example, assume that the steady-state in-
put voltage of the designed buck-boost converter changes from 12 V to 14 V, then
the corresponding change in the duty cycle needed to maintain the output voltage
VO constant is ∆D = 0.0309. However, the current loop is able to provide only
∆D = Mdi0 × ∆VI = 0.012 × 2 = 0.024 units. This means, a deficit of D = 0.00609
is needed to be provided by the outer voltage loop. In addition, for a change in the
supply voltage in the positive direction, the duty cycle has to decrease in order to
maintain the output voltage constant. Therefore, the phase difference between the
input voltage and duty cycle is −180◦.
2.7.6 Input Impedance Ziicl





















il = Tpi(TmTcivei) + Mvivi = TpiTmTci(−TfRsil) + Mvivi = −Tiil + Mvivi. (2.165)
Rearrangement of (2.165) yields






The input current is given as
ii = Dil + ILd. (2.168)
Substituting d from (2.164) in (2.168), we get


































































































































































Figure 2.46: Block diagram required to derive inner-closed-loop input impedance Zoicl
Fig. 2.44 shows the theoretically obtained magnitude and phase plots of compen-
sated loop gain of the inner-current loop input impedance. The theoretical results
were validated by simulation. Fig. 2.45 shows the magnitude and phase plots of the
inner-current loop input impedance using SABER Simulator.
2.7.7 Output Impedance Zoicl













































o = Tpd + Zoio. (2.180)























Fig. 2.47 shows the theoretically obtained magnitude and phase plots of the inner-
current loop output impedance. The theoretical results were validated by simulation.
Fig. 2.48 shows the magnitude and phase plots of the inner-current loop output
impedance using SABER Simulator. A good agreement between the theoretically
predicted and SABER results can be observed for all transfer functions.



























The outer-voltage loop or the major loop is essential in a converter in order to act
against the nonlinear disturbances in the load. With change in the load resistance, the
load current increases or decreases causing the inductor current to change. However,
in order to maintain the output voltage constant, it is essential to introduce the outer
voltage-loop with a set reference voltage VRV that regulates the output voltage. In a
typical two-loop system, the reference voltage to the outer loop is a fraction of the
rated output voltage. The fraction is determined by the feedback network, whose
voltage gain β is determined by a network of resistors. The reference voltage must be
positive. However, the output voltage is negative. Therefore, the feedback network
gain β must be negative in order to have zero phase shift in the uncompensated
loop gain at dc and low frequencies. The negative feedback factor can be achieved
by various means, mostly depending upon the application and the type of control
 f(Hz)



















































































Figure 2.49: Architecture of the complete true-average current-mode controlled buck-
boost converter with voltage-mode control.
(analog or digital). The block diagrams shown in the subsequent sections consist of
β, whose value is negative.
Fig. 2.49 shows a complete block diagram of the true-average current-mode con-
trolled buck-boost converter with two-loop control. Fig. 2.50 shows the circuit
schematic of the buck-boost converter with true-average controlled inner-current loop
and outer-voltage loop. It must be noted that the circuit schematic already includes
the compensation scheme needed for the outer loop. A complete derivation of the
same is provided in the subsequent sections. The feedback gain is negative in order
to account for the negative output voltage. The reference voltage VRI for the current
loop is set by the outer loop. Typically, the bandwidth of the outer loop is slow and
that of the inner-loop is fast. These aspects are discussed henceforth and validated
through analytical and simulation results. Fig. 2.51 shows the SABER schematic
of small-signal model of true-average current-mode controlled buck-boost converter
with inner-current and outer-voltage loops. Fig. 2.52 shows SABER schematic of



































Figure 2.50: Complete circuit of true-average current-mode controlled buck-boost
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Figure 2.51: SABER schematic of small-signal model of true-average current-mode controlled buck-boost converter with
inner-current and outer-voltage loops.
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Figure 2.52: SABER schematic of true-average current-mode controlled buck-boost converter with components.
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The procedure to design the outer loop is identical to that involved in designing the
inner-loop. The buck-boost power stage served as the plant for the inner-current loop.
However, in the case of outer-loop design, the power stage incorporated within the
inner-loop serves as the plant to be controlled. Hence, the path between the current
reference vri and the duty cycle d serves as the plant for the outer voltage loop. The
transfer function between vri and d is a sixth order transfer function. Therefore, it
is cumbersome to express the transfer functions in individual pole zero format. The
complex conjugate poles in Tp, the RHP zero in Tp, the low-frequency LHP zero in Tpi,
and the inner-current loop compensator poles are the ones, which may exist within
the crossover frequency of the voltage loop gain. Therefore, attention must be paid
in deciding the appropriate outer loop gain crossover frequency.
2.8.1 Uncompensated Loop Gain Tkv
The natural behavior of the outer-voltage-loop can be determined using the uncom-








Fig. 2.53 shows the theoretically obtained magnitude and phase plots of the outer-
voltage uncompensated loop gain Tkv. The gain is low at dc and is nearly 1.39 dB. The
crossover frequency is nearly 388 Hz. The phase margin at the crossover frequency is
150◦. It is essential to provide a high gain at dc to reduce the steady-state error. The
crossover frequency must be high for improved bandwidth; however, not higher than
the frequency of the RHP zero present in the Tp transfer function. A significant phase
boost must also be maintained at the crossover frequency in order to obtain a phase
margin of 60◦. Therefore, high-order control schemes such as Type-II or Type-III is
much preferred for this application. The Type-II or the single-lead integral control
circuit is adopted here. The design was mentioned previously in the design of the
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Figure 2.54: Circuit of type-II compensator used in outer-voltage loop.
inner current loop and only the voltage-loop relevant expressions are presented here.
Fig. 2.54 shows the control circuit for the outer-voltage loop.
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2.8.2 Transfer Function of Compensation Circuit Tcv
From the uncompensated loop gain transfer function Tkv, the crossover frequency is
fc = 388 Hz. A crossover frequency of fc = 10 kHz is assumed in the following
discussion. At the new value of fc, the magnitude of Tkv(fc) = −21.2 dB = 0.871 and
the phase is φT kv(fc) = −101
◦. The required phase margin is PM = 60◦. Therefore,
the phase boost required at fc is
φm = M − φT k(fc) − 90
◦ = 71◦, (2.184)












= 232 pF. (2.186)
The expression for C1 is
C1 = C2(K
2 − 1) = 8 nF. (2.187)




= 11.8 kΩ. (2.188)




















= 10.5 krad/s, (2.191)
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Figure 2.55: Theoretically obtained magnitude and phase plots of compensator trans-
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Figure 2.56: Magnitude and phase plots of the compensator transfer function Tcv for






= 375.5 krad/s. (2.192)
Fig. 2.55 shows the theoretically obtained magnitude and phase plots of the compen-
sator transfer function used in the outer-voltage loop. The theoretical results were
validated by simulation. Fig. 2.56 shows the magnitude and phase plots of the com-
pensator transfer function used in the outer-voltage loop using SABER Simulator.
The poles are located at 0 Hz and 59.75 kHz and the zero is located at 1.67 kHz. A
phase boost of nearly 70◦ is provided at a crossover frequency of 10 kHz.
2.8.3 Compensated Loop Gain Tv





The order of transfer function of Tv is eight. It is cumbersome to describe factorized
form of these transfer functions. However, such a system can be very easily handled
by computationally efficient tool such as MATLAB.
Fig. 2.8.3 shows the theoretically obtained magnitude and phase plots of the
loop gain of compensated outer-voltage loop. The theoretical results were validated
by simulation. Fig. 2.58 shows the magnitude and phase plots of the loop gain of
compensated outer-voltage loop using SABER Simulator. The outer voltage loop
gain has a phase margin of 60◦. The gain at dc is higher than 60 dB. A high gain at
dc was already contributed by the high gain property of the current loop plant.
2.9 Closed-Loop Transfer Functions for Outer-Voltage Loop
The following closed-loop transfer functions are derived
• Reference voltage-to-output voltage transfer function Tpcl (Control).
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Figure 2.57: Theoretically obtained magnitude and phase plots of the loop gain Tv of
the compensated outer-voltage loop.
 f(Hz)



































Figure 2.58: Magnitude and phase plots of the loop gain Tv of the compensated























Figure 2.59: Block diagram used to derive control-to-output voltage transfer function
Tpcl.
• Input voltage-to-output voltage transfer function Mvcl (Disturbance).
• Input voltage-to-duty cycle transfer function Mdv (Disturbance).
• Input impedance Zivcl (Disturbance).
• Output impedance Zovcl (Disturbance).
2.9.1 Reference Voltage-to-Output Voltage Transfer Function Tpcl
Using the block diagram shown in Fig. 2.59, the closed-loop reference voltage-to-








Fig. 2.60 shows the theoretically obtained magnitude and phase plots of the
reference voltage-to-output voltage transfer function. The theoretical results were
validated by simulation. Fig. 2.61 shows the magnitude and phase plots of the
reference voltage-to-output voltage transfer function using SABER Simulator.
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Figure 2.60: Theoretically obtained magnitude and phase plots of the reference
voltage-to-output voltage transfer function Tpcl.
 f (Hz)








































Figure 2.61: Magnitude and phase plots of the reference voltage-to-output voltage

























































Figure 2.62: Block diagram used to derive the input voltage to duty cycle transfer
function Mdv.
2.9.2 Input Voltage-to-Duty Cycle Transfer Function Mdv
Using the block diagram shown in Fig. 2.62, the closed-loop input voltage to duty










o = Tpd + Mvvi. (2.196)
Also
vfv = −βvo (2.197)
and
vcv = vri = −βTcvvo. (2.198)
The error voltage vei is






The inductor current is
il = Tpid + Mvivi. (2.201)
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Substituting (2.201) and (2.200) in (2.199), yeilds
d
TmTci










































































βTpTcvTciTm + 1 + Ti
. (2.207)
Fig. 2.63 shows the theoretically obtained magnitude and phase plots of the
input voltage-to-duty cycle transfer function. The theoretical results were validated
by simulation. Fig. 2.64 shows the magnitude and phase plots of the input voltage-to-
duty cycle transfer function using SABER Simulator. This analysis is being reported
for the first time in form of transfer functions. From the Bode plot, the magnitude
of the transfer function at dc is nearly Mdv0 = 0.017, i.e., for a step change in input
voltage by 1 V, the duty cycle changes by nearly 0.017 units in order to correct the
disturbance. With only the inner-loop control, the change in duty cycle was merely
85























Figure 2.63: Theoretically obtained magnitude and phase plots of the input voltage-
to-duty cycle transfer function Mdv.
 f(Hz)




































Figure 2.64: Magnitude and phase plots of the loop gain of the the input voltage-to-





















































Figure 2.65: Block diagram used to derive the input voltage-to-output voltage transfer
function Mvcl.
Mdi0 = 0.012 units. Consider a case, where the steady-state input voltage of the
designed buck-boost converter changes from 12 V to 14 V, then the corresponding
change in the duty cycle needed to maintain the output voltage VO constant is ∆D =
0.0309. However, the current loop is able to provide only ∆D = Mdi0 × ∆VI =
0.017 × 2 = 0.034 units. This means that the outer loop is able to completely
compensate for any change in the input voltage and achieve tightly controlled output
voltage maintained at VO = 5 V. In addition, for a change in the supply voltage in
the positive direction, the duty cycle has to decrease in order to maintain the output
voltage constant. Therefore, the phase difference between the input voltage and duty
cycle is −180◦.
2.9.3 Input Voltage-to-Output Voltage Transfer Function Mvcl
Using the block diagram shown in Fig. 2.65, the closed-loop input voltage to output






d = Mdvvi. (2.209)
Substituting (2.209) in (2.196)
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Figure 2.66: Theoretically obtained magnitude and phase plots of the input voltage-
to-output voltage transfer function Mvcl.
 f (Hz)






































Figure 2.67: Magnitude and phase plots of the loop gain the input voltage-to-output



























































o = Tpd + Mvvi = TpMdvvi + Mvvi. (2.210)




= TpMdv + Mv. (2.211)
Fig. 2.66 shows the theoretically obtained magnitude and phase plots of the
input voltage-to-output voltage transfer function Mvcl. The theoretical results were
validated by simulation. Fig. 2.67 shows the magnitude and phase plots of the
input voltage-to-output voltage transfer function Mvcl using SABER Simulator. By
comparing the results of Mvicl and Mvcl, it can be observed that the outer-voltage
loop provides a stronger attenuation to disturbances in the input voltage, than that
offered by the inner current loop alone. The attenuation is stronger at low dc and
low frequencies. However, at high frequencies, approximately beyond fc, the transfer
function takes the form of Mvicl, where the negative feedback is almost ineffective.
2.9.4 Input Impedance Zivcl


















l = Tpid + Mvivi. (2.214)
Also
vfv = βvo, (2.215)
vev = vrv − vfv = 0 − βvo = −βvo, (2.216)
and
vcv = vri = Tcvvev = −βTcvvo. (2.217)





The feedback voltage vfi is
vfi = TfRsil. (2.219)
The reference voltage to inner-current loop is
vri = vei + vfi. (2.220)













Substituting (2.213) in (2.222)




























































βTpTciTmTcv + 1 + TfRsTpiTciTm
vi (2.228)
The input current ii is
ii = ILd + Dil = ILd + D(Tpid + Mvivi) = (IL + DTpi)d + DMvivi. (2.229)
Substituting (2.228) in (2.229)










− (IL + DTpi)
TciTm(TfRsMvi + βMvTcv)








= −(IL + DTpi)
TciTm(TfRsMvi + βMvTcv)
βTpTciTmTcv + 1 + TfRsTpiTciTm
+ DMvi. (2.232)








Fig. 2.69 shows the theoretically obtained magnitude and phase plots of the closed-
loop input impedance Zivcl. The theoretical results were validated by simulation. Fig.
2.70 shows the magnitude and phase plots of the closed-loop input impedance Zivcl
using SABER Simulator.
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Figure 2.69: Theoretically obtained magnitude and phase plots of the closed outer-
voltage loop input impedance Zivcl.
 f (Hz)










































Figure 2.70: Magnitude and phase plots of the closed outer-voltage loop input




































Figure 2.71: Block diagram used to derive the closed outer-voltage loop output
impedance Zovcl.
2.9.5 Output Impedance Zovcl

















l = Aiio + Tpid. (2.236)
Also
vfv = βvo (2.237)
and
vcv = vri = −βTcvvo. (2.238)
The error voltage vei is







Substituting (2.236) and (2.240) in (2.239), yields
d
TmTci

































Zo(1 + Ti) − AiTpTix
1 + Ti + TpTcvβTciTm
. (2.245)
Fig. 2.72 shows the theoretically obtained magnitude and phase plots of the closed-
loop output impedance Zovcl. The theoretical results were validated by simulation.
Fig. 2.73 shows the magnitude and phase plots of the closed-loop output impedance
Zovcl using SABER Simulator.
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Figure 2.72: Theoretically obtained magnitude and phase plots of the closed outer-













































Figure 2.73: Magnitude and phase plots of the closed outer-voltage loop output
impedance Zovcl obtained by circuit simulation.
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3 Results: Buck-Boost DC-DC Converter
The key results of the small-signal analysis, step responses of open-loop, and closed-
loop transfer functions are discussed in this section. The pole-zero plots are also
presented to illustrate the relocation of the power stage poles and zeros with the
introduction of inner-current and outer-voltage loops.
3.1 Open-Loop Characteristics
Fig. 3.1 compares the magnitude and phase plots of the duty cycle-to-inductor current
transfer function Tpi and duty cycle-to-output voltage transfer function Tp. The open-
loop bandwidth of Tpi is approximately 22 kHz, whereas the bandwidth of Tp is 5 kHz.
As a result, the current loop is inherently faster than the voltage loop. Moreover, the
Tpi transfer function produces a positive phase at frequencies around fo. Therefore,
the current-loop does not have to provide a large phase boost to achieve the desired
phase margin, resulting in a simpler control schemes.
Fig. 3.3 shows the Bode magnitude and phase plots of the duty cycle-to-inductor
current transfer function of the buck-boost power stage at selected values of load
resistance RL. The nominal load resistance is RL = 2.5 Ω. The plot shows the
characteristics of the Tpi transfer function for converter operation from full-load to
light-load conditions. The plot can be described in conjunction with Fig. 3.4. Fig.
3.4 shows the variation in the damping factor with change in load resistance. The
poles p1, p2 of Tpi are complex conjugate. As the load resistance RL decreases, the
damping factor ξ increases towards unity and the poles of Tpi move towards the real
axis on the s-plane. At RL = 0.17 Ω, the damping factor is unity and the poles of
the transfer function are real and lie only on the left-half of the s-plane. With further
reduction in the load resistance, the pole p1 moves towards the origin and the pole
p2 moves towards infinity in the left-half plane. At RL = 50 mΩ as shown in the
96



































Figure 3.1: Magnitude and phase plots of the duty cycle-to-inductor current transfer
function Tpi and duty cycle-to-output voltage transfer function Tp.
plot, the damping factor is ξ = 1.85, the pole p2 approaches the zero frequency fz
and causes a pole-zero cancellation. As a result, the transfer function Tpi becomes
first-order with a dominant pole located at




Therefore, the dc-dc converter produces a first-order response at high output power
and the power stage transfer functions exhibit highly stable characteristics.
Fig. 3.11 shows the variation in the location of the zero zp as a function of the
duty cycle obtained using (2.35). At low duty ratios, the zero is located in the right-
half of the s-plane. With increase in the duty cycle, the RHP-zero moves towards the
origin. At RL(1 − D)
2 = r, the RHP zero is at the origin. This corresponds to a
critical duty cycle determined by


























Figure 3.2: Magnitude and phase plots of the duty cycle-to-output voltage transfer
function Tp at selected values of load resistance for the buck-boost dc-dc converter.




































Figure 3.3: Magnitude and phase plots of the duty cycle-to-inductor current transfer
function Tpi at selected values of load resistance for the buck-boost dc-dc converter.
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Figure 3.4: Damping factor ξ as a function of load resistance RL.





















Figure 3.5: Location of RHP-zero zp as a function of load resistance RL.
Beyond D > Dcr, the RHP-zero shifts to the left-half of the s-plane.
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Figure 3.6: Magnitude and phase plots of the current-loop reference voltage-to-output
voltage transfer function Tpicl at selected values of load resistance for the buck-boost
dc-dc converter.
3.2 Closed-Loop Characteristics
In this section, the transient responses of the open-loop, closed-inner loop, and closed-
loop situations are analyzed and compared. The results of this section show the ben-
efits of the closed-inner loop and closed-outer loop control. The results are discussed
in the form of corresponding responses to step change in their input variables. The
comparison is performed for the following systems:
• Open-loop power stage.
• Power stage with only closed-inner loop.
• Current-controlled power stage with outer-voltage loop.
Fig. 3.12 shows a comparison of the responses in output voltage of the buck-boost
converter for a step change in the duty cycle by 0.1 unit for Tp and a step change in
100

































Figure 3.7: Magnitude and phase plots of the current-loop reference voltage-to-
inductor current transfer function Ticl at selected values of load resistance for the
buck-boost dc-dc converter.
the reference voltage by 1 V in Tpicl and Tpcl. A major observation is the presence
of the undershoot in the three step responses, which is a characteristic of converters
with RHP zeros. The magnitude of undershoot is smaller in the closed-loop system,
when compared to the open-loop transfer function Tp. A change in duty cycle by
0.1 unit corresponds to a change in the output voltage by nearly 2.25 V. A similar
steady-state response can be observed for the Tpicl transfer function, however, the
response is slower than open-loop response. With the outer-voltage loop closed, an
improved response to step change in the reference voltage can be observed. The
output voltage changes by nearly 2 V and exhibits a short rise time and settling
time characteristics. In conclusion, the response to output voltage is improved in the
presence of a current-controlled power stage.
Fig. 3.13 shows a comparison of the responses in output voltage for a step change
in the input voltage by 1 V in the power stage, current-controlled power stage, and
101



































Figure 3.8: Magnitude and phase plots of the voltage-loop reference voltage-to-output
voltage transfer function Tpcl at selected values of load resistance for the buck-boost
dc-dc converter.
closed-outer loop. The input-to-output voltage transfer functions Mv, Mvicl, and Mvcl
corresponding to the buck-boost power stage, power stage with only inner loop con-
trol, and buck-boost with both inner and outer loops are shown. The open-loop
converter is highly susceptible to change in the input voltage. For example, for a 1 V
change in the input voltage, the output voltage in an open-loop converter changes
by nearly 0.4 V. However, for a 1 V change in the input voltage, the output voltage
of the converter with only the inner loop increases only by nearly 100 mV. The in-
ner current loop alone is not capable of providing 100% correction to changes in the
input voltage. With the inclusion of the outer-voltage loop, the audio-susceptibility
is further reduced significantly, where the output voltage is nearly unaffected by any
change in the input voltage. Therefore, a two-loop control is the most suited topology
for regulated power supplies.
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Figure 3.9: Magnitude and phase plots of the duty cycle-to-output voltage transfer
function Tp at selected values of duty cycle for the buck-boost dc-dc converter.
























 D = 0.1
 D = 0.32
 D = 0.9
Figure 3.10: Magnitude and phase plots of the duty cycle-to-inductor current transfer
function Tpi at selected values of duty cycle for the buck-boost dc-dc converter.
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Figure 3.11: Location of RHP-zero zp as a function of duty cycle D.

















Figure 3.12: Comparison of responses in output voltages for step changes in duty
cycle, current-loop reference, and voltage-loop reference voltages obtained using Tp,
Tpicl, and Tpcl transfer functions, respectively.
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Figure 3.13: Comparison of responses in output voltages for step changes in input
voltage by 1 V obtained using Mv, Mvicl, and Mvcl transfer functions, respectively.
Fig. 3.14 compares the ideal correction in duty cycle obtained using a dc model
with that produced by closed-inner loop and outer-voltage loop for a step change in
the input voltage by 1 V. Using the dc model, the exact correction in duty cycle






















Therefore, for an output voltage VO = 5 V, input voltage VI = 12 V, efficiency of
η = 0.86, and step change of ∆VI = 1 V, the change in duty cycle is ∆D = −0.0173,
i.e., the duty cycle must reduce from the initial value of D = 0.321 at VI = 12 V
to D = 0.3037 at VI = 13 V. The reduction in duty cycle for change in input
voltage must be produced by the two control loops. From Fig. 3.14, it can be
seen that a majority of the correction in the duty cycle is provided by the inner loop.
With only inner-current loop, the duty cycle can be reduced by nearly ∆D = 0.015.
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Figure 3.14: Comparison of responses in duty cycle for step changes in input voltage
by 1 V.
The remaining correction is provided by the outer-voltage loop in order to achieve
the desired response. Therefore, the current-controlled power stage has immense
capabilities to counteract the input voltage disturbance with faster speed as well.
Fig. 3.15 shows the comparison of the responses in input current for step change
in the input voltage for the open-loop, power stage with only closed-inner loop, and
with two-loop controlled buck-boost dc-dc converter. In the dc-dc converter in open-
loop configuration, the input current increases with increment in the input voltage.
Therefore, the input impedance of an open-loop dc-dc converter offers a positive
resistance effect at dc in accordance with Ohm’s law. This can be observed in Fig.
3.16. In closed-loop dc-dc converter, with increase in the input voltage, the duty cycle
must reduce to maintain a constant output voltage. As the duty cycle reduces, the
switch S is on for a smaller period of time, thereby reducing the input current. It
can be seen in closed-loop converters, that with increase in input voltage, the input
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Figure 3.15: Comparison of the responses in input current for step change in the
input voltage for the open-loop, power stage with only closed-inner loop, and with
two-loop controlled buck-boost dc-dc converter.
current decreases, thereby creating a negative resistance at the input impedance of
the converter implying an inverse Ohm’s law phenomena. The negative resistance can
be observed in both Figs. 3.17 and 3.18. The real part of the closed-loop impedances
Riicl and Rivcl are negative at dc and low frequencies. The imaginary components
or the input reactances Xiicl and Xivcl are negligible at dc and low frequencies. For
f ≥ fs/10, the input reactances are positive and show inductive properties. For
frequencies f > fs/2, the input reactance is capacitive. The range of zero reactance
is wider in closed-loop converter than that in an open-loop converter.
Fig. 3.19 shows the comparison of responses in the output voltage for step change
in the load current by 1 A for the open-loop, power stage with only closed-inner
loop, and with two-loop controlled buck-boost dc-dc converter. In this analysis, it
is assumed that a current source is placed across the load resistance, which injects
current at the converter output node. In the open-loop dc-dc converter, the magnitude
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Figure 3.16: Real and imaginary components of the input impedance Zi.





















Figure 3.17: Real and imaginary components of the input impedance Zicl with only
closed-inner loop.
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Figure 3.18: Real and imaginary components of the input impedance Zivcl with two-
loop control.
of the output voltage increases with increase in the magnitude of the current. Fig.
3.20 shows the real and imaginary components of the open-loop output impedance
Zo. By ignoring the negative sign obtained due to current source effect, the open-loop
output resistance is positive at dc and equal to Ro0 = 0.187 Ω, i.e., for a change in
the load current by 1 A, the output voltage increases by 0.187 V. Implementation
of inner-current loop increases the magnitude of output resistance. Fig. 3.21 shows
the real and imaginary components of the closed-loop output impedance Zoicl with
inner current loop. The magnitude of inner-current loop output resistance is Roicl =
1.932 Ω, i.e., for a change in the load current by 1 A, the output voltage increases by
1.932 V. Fig. 3.22 shows the real and imaginary components of the output impedance
Zovcl with outer-voltage loop. The outer-voltage loop decreases the output resistance
Rovcl ≈ 0, i.e., for a change in the load current by 1 A, the output voltage remains
unaffected and constant.
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Figure 3.19: Comparison of responses in the output voltage for step changes in the
load current by 1 A for the open-loop, power stage with only closed-inner loop, and
with two-loop controlled buck-boost dc-dc converter.





















Figure 3.20: Real and imaginary components of the output impedance Zo.
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Figure 3.21: Real and imaginary components of the input impedance Zoicl with only
closed-inner loop.























Figure 3.22: Real and imaginary components of the input impedance Zovcl with two-
loop control.
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Figure 3.23: Pole-zero plot for the open-loop duty cycle-to-output voltage transfer
function Tp = vo/d.
3.2.1 Pole-Zero Analysis of Open-Loop and Closed-Loop Transfer Func-
tions
In this section, the locations of poles and zeros for the open-loop and closed-loop
transfer functions are presented. The relocation of the power stage and the introduc-
tion of new poles and zeros due to the inclusion of the inner-current loop and the
outer-voltage loop are illustrated in the form of PZ-plots obtained using MATLAB.
Only the control transfer functions are analyzed here as they are much critical for
determining the converter stability.
Fig. 3.23 shows the pole-zero plot of the open-loop duty cycle-to-output voltage
transfer function Tp = vo/d. The following properties can be observed:
• It is a second order transfer function.
• A pair of complex conjugate poles located at undamped natural frequency fo.
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Figure 3.24: Pole-zero plot for the open-loop duty cycle-to-inductor current transfer
function Tpi = il/d.
• Dominant pole effect is caused by complex conjugate poles located at fo.
• One high-frequency right-half plane (RHP) zero fzp and one very high-frequency
left-half plane (LHP) zero fzn.
• Power stage poles and zeros are fixed.
Fig. 3.24 shows the pole-zero plot of the open-loop duty cycle-to-inductor current
transfer function Tpi = il/d. The following properties can be observed:
• It is a second order transfer function.
• A pair of complex conjugate located at undamped natural frequency fo.
• Dominant pole effect is caused by a pole located at fo.
• One low-frequency left-half plane (LHP) zero at fzi.
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Figure 3.25: Pole-zero plot for the reference-to-inductor current transfer function
Ticl = il/vri.
• Power stage poles and zeros are fixed.
Fig. 3.25 shows the pole-zero plot of the closed-loop current reference-to-inductor
current transfer function Ticl = il/vri. The following properties can be observed:
• It is a fifth order transfer function.
• A pair of complex conjugate located at f >> fo, one pole at origin by the
controller, one pole at fpci by the controller, one pole created by the low-pass
filter in the feedback path.
• Dominant pole effect is caused by complex conjugate poles located at f >> fo.
Other low-frequency poles are nullified by corresponding zeros.
• One LHP low-frequency zero at fzi, one LHP low-frequency zero by the con-
troller at fzci, and one LHP high-frequency zero.
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Figure 3.26: Pole-zero plot for the current reference-to-output voltage transfer func-
tion Tpicl = vo/vri.
• Complex pole pair at fo has been relocated to a much higher frequency causing
an increase in bandwidth.
Fig. 3.26 shows the pole-zero plot of the closed-loop current reference-to-inductor
current transfer function Tpicl = vo/vri. The following properties can be observed:
• It is a fifth order transfer function.
• A pair of complex conjugate located at f >> fo, one pole at origin by the
controller, one pole at fpci by the controller, one pole created by the low-pass
filter in the feedback path.
• Dominant pole effect is caused by complex conjugate poles located at f >> fo.
Other low-frequency poles are nullified by corresponding zeros.
• One LHP low-frequency zero at fzi, one LHP low-frequency zero by the con-
troller at fzci, one LHP very high-frequency zero at fzn, one LHP high-frequency
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zero, and one RHP zero located at fzp.
• Complex pole pair at fo has been relocated to a much higher frequency causing
an increase in bandwidth. RHP zero is not relocated. Other poles and zero
present in Ticl are not relocated.
Fig. 3.27 shows the pole-zero plot of the closed-loop current reference-to-inductor
current transfer function Tpcl = vo/vrv. The following properties can be observed:
• It is a seventh order transfer function.
• Two pairs of complex conjugate located at f >> fo, two LHP at low frequencies,
one LHP at high frequency.
• Dominant pole effect is caused by complex conjugate poles located at f >>
fo. Other low-frequency poles are nullified by corresponding zeros. But the
dominant pole is at a much lower frequency than that produced by the inner-
current loop as seen in Ticl.
• One very high-frequency LHP zero at fzn, one high-frequency LHP zero, one
RHP zero located at fzp, two LHP zeros at very low frequencies.
• A complex pole pair at fo has been relocated to a much higher frequency.
New pair of complex pole has been created close to fo causing a reduction in
bandwidth of outer-voltage loop. RHP zero is not relocated.
Fig. 3.28 shows the trajectory of the poles and zeros of the duty cycle-to-output
voltage transfer function Tp obtained at selected values of the load resistance RL. The
zero zn caused by the filter capacitor C and its equivalent series resistance rC do not
move with the load resistance as it is independent of the load resistance. The location
of the poles p1, p2 is not affected by the load resistance. A clearer illustration of the
movement can be observed in Fig. 3.29. However, the RHP zero zp moves towards
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Figure 3.27: Pole-zero plot for the voltage reference-to-output voltage transfer func-
tion Tpcl = vo/vrv.























Figure 3.28: Trajectory of poles and zeros of the open-loop duty cycle-to-output
voltage transfer function as functions of the load resistance.
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Figure 3.29: Trajectory of poles and zeros of the open-loop duty cycle-to-inductor
current transfer function as functions of the load resistance.
∞ with increase in the load resistance. This means that the converter stability is
much larger at high load resistance or low output power. This plot indicates that the
controller for the power-stage must be designed for the worst-case condition occurring
at a minimum load resistance. Fig. 3.29 shows the trajectory of the poles and zeros
of the duty cycle-to-inductor current transfer function Tpi obtained at selected values
of the load resistance RL. One may clearly observe that the location of the poles
p1 and p2 is not impacted by the variation in load resistance over the desired range.
However, the low-frequency LHP zero zi moves towards the origin with increase in
load resistance. From the design point-of-view, the controller for the current loop
must be designed for the maximum load resistance specifications or minimum output
power.
Fig. 3.30 shows the trajectory of the poles and zeros of the duty cycle-to-output
voltage transfer function Tp obtained at selected values of the duty cycle D. The zero
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Figure 3.30: Trajectory of poles and zeros of the open-loop duty cycle-to-output
voltage transfer function as functions of the duty cycle.
zn caused by the filter capacitor C and its equivalent series resistance rC do not move
with the duty cycle as it is independent of the duty cycle. The location of the poles
p1, p2 is severely affected by the duty cycle. A clearer illustration of the movement
can be observed in Fig. 3.31. The RHP zero moves towards the origin with increase
in the duty cycle. At low duty ratios, the zero is located in the right-half of the
s-plane. With increase in the duty cycle, the RHP-zero moves towards the origin. At
RL(1 − D)
2 = r, the RHP zero is at the origin. This corresponds to a critical duty
cycle determined by





Beyond D > Dcr, the RHP-zero shifts to the left-half of the s-plane.
The zero zi is independent of the duty cycle. The poles p1, p2 are severely affected
by the change in duty cycle. The location of the real component of the poles p1, p2
marginally moves towards −∞. The imaginary component the poles p1, p2 reduces
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Figure 3.31: Trajectory of poles and zeros of the open-loop duty cycle-to-inductor
current transfer function as functions of the duty cycle.
with increase in duty cycle. Beyond a critical duty cycle, the imaginary component
of the poles meet the real axis and are transformed into real poles. The pole p1 moves
towards −∞ while the pole p2 moves towards the origin with increase in the duty
cycle beyond a critical value.
3.3 Design of Buck-Boost Prototype for Experiments
A buck-boost converter was designed, built, and tested for the following specifications:
supply voltage VI = 12 V, output voltage VO = −5 V, and switching frequency
fs = 200 kHz. The selected load resistance was RL = 3 Ω. The inductance to ensure
CCM was L = 10 µH and filter capacitance was C = 100 µF. The selected MOSFET
was IRF540 by International Rectifiers and the selected diode was MBR10100 by
Vishay Semiconductors. The required duty cycle to achieve the rated output voltage
was D = 0.37. The equivalent averaged resistance was r ≈ 0.4 Ω. A buck-boost




































Figure 3.32: Experimental set-up to measure the control path transfer functions.
ferrite pot-core with an air-gap 0f 0.25 mm. The measured inductance was L = 18 µH
and the equivalent series resistance was rL = 0.12 Ω. The electrolytic capacitor used
was C = 100 µF and the equivalent series resistance was rC = 0.3 Ω. The dc output
current and the average inductor current were IO = 1.67 A and IL = IO/(1 − D) =
2.65 A, respectively. The selected sense resistor was Rs = 0.7 Ω to yield the dc
reference voltage as VRI = ILRs = 1.87 V.
3.4 Power-Stage Transfer Functions
The power-stage transfer functions were analyzed for the converter specifications and
design provided in Section 3.3. An experimental prototype of the buck-boost converter
was built, measured, and tested. An HP4194A gain-phase analyzer was used to obtain
the Bode plots for the described transfer functions. Pearson 411 wide-bandwidth
current transformer with a gain 0.1 A/V = −20 dB was used to record the inductor
current. DC blocking capacitors of value CB = 47 µF with negligible series resistances
were used at the small-signal voltage injection and extraction nodes. A modulator
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Figure 3.33: Experimental set-up to measure the disturbance path transfer functions.

























Figure 3.34: Experimental validation of theoretically obtained duty cycle-to-output
voltage transfer function Tp.
current-probe compensation of −20 dB was added to Tpi. All the transfer functions
are derived and given in Chapter 2. The experimental set-up to measure the transfer
functions Tp and Tpi is as shown in Fig. 3.32.
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Fig. 3.34 shows the theoretical and experimental magnitude and phase plots of the
duty-to-output voltage transfer function Tp. The following parameters were obtained:
gain at dc Tpo = 25.24 dB = 18.29 V/V, right-half plane (RHP) zero fzp = ωzp/2π =
32.23 kHz, LHP zero fzn = ωzn/2π = 5.3 kHz. The complex-conjugate poles are
same for both Tpi and Tp transfer functions, given by p1, p2 = −16.3 ± 8.15 krad/s.
The change in the phase shift of Tp transfer function exceeds −180
◦, which requires
a higher order controller for the outer loop.
In the experimental verification, a time delay Td is observed from the input of the
network analyzer to the duty cycle caused by the pulse-width modulator, gate-driver,
and the mosfet. The delay was measured as Td = 1 µs for the apparatus used in the
experiments. The time delay the frequency spectrum between dc and fs/2 is equal


















(s + ωzn)(s − ωzp)






The Padè approximation was included in the theoretical analysis. The magnitude
plot is unaffected. An excellent agreement between the theoretical and experimental
results was observed.
Fig. 3.35 compares the theoretically and experimentally obtained magnitude and
phase plots of the duty cycle-to-inductor current transfer function Tpi. The following
frequency-domain parameters were obtained: low-frequency left-half plane (LHP) zero
natural corner frequency fo = ωo/2π = 2.6 kHz, fzi = ωzi/2π = 639.23 Hz, damping
factor ξ = 0.9472, and gain at dc Tpio = 22.85 dB = 13.88 V/V. The low-frequency
LHP zero was at ωzi = 4.02 krad/s. The complex-conjugate poles of Tpi transfer
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Figure 3.35: Experimental validation of theoretically obtained duty cycle-to-inductor
current transfer function Tpi.
functions were p1, p2 = −16.3 ± 8.15 krad/s. Since ωzi is lower than the real part of
the complex-conjugate poles, the low-frequency zero compensate one of the complex
poles. Therefore, neglecting the delay, the phase does not decrease below −90◦ and
is positive at low frequencies. This makes the compensation of the outer loop much
easier.
The Padé approximation was included in the theoretical analysis. The magnitude
plot is unaffected. An excellent agreement between the theoretical and experimental
results was observed. The experimental set-up to measure the transfer functions Mv,
Mvi, and Zi is as shown in Fig. 3.33. Fig. 3.36 shows the experimental and theoretical
results of the input-to-output voltage transfer function Mv. A small-signal voltage
variation was introduced in series with the dc supply voltage by means of a p-channel
power transistor operating in the active region. An isolation transformer SD250 was
used to drive the gate and source terminals of the p-channel transistor. The voltage
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Figure 3.36: Experimental validation of theoretically obtained input-to-output trans-
fer function Mv.
gain of the additional circuitry was measured using the network analyzer and then
added to the measurement data.
Fig. 3.37 shows the experimental and theoretical results of the input voltage-to-
inductor current transfer function Mvi. A small-signal voltage variation was intro-
duced in series with the dc supply voltage by means of a p-channel power transistor
operating in the active region. An isolation transformer SD250 was used to drive
the gate and source terminals of the p-channel transistor. The voltage gain of the
additional circuitry was measured using the network analyzer and then added to
the measurement data. A compensation of −20 dB was added to account for the
gain of the Pearson current probe. The gain at dc and low-frequencies is nearly
Mvi0 = −12.46 dB = 0.2382 V/V. The low-frequency left-half plane zero (LHP) zero
is fzvi = ωzvi/2π = 482 Hz. A good agreement between theoretical and experimental
data was observed.
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Figure 3.37: Experimental validation of theoretically obtained input voltage-to-
inductor current transfer function Mvi.























Figure 3.38: Experimental validation of theoretically obtained output voltage-to-
output current transfer function Zi.
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Figure 3.39: Experimental validation of theoretically obtained input voltage-to-input
current transfer function Zo.
Fig. 3.38 shows the experimental and theoretical results of the input impedance
Zi. A small-signal voltage variation was introduced in series with the dc supply
voltage by means of a p-channel power transistor operating in the active region. An
isolation transformer SD250 was used to drive the gate and source terminals of the
p-channel transistor. The voltage gain of the additional circuitry was measured using
the network analyzer and then added to the measurement data. A compensation of
−20 dB was added to account for the gain of the Pearson current probe. A good
agreement between theoretical and experimental data was observed.
Fig. 3.39 shows the experimental and theoretical results of the output impedance
Zo. A small-signal voltage perturbation was introduced through the injection trans-
former SD250 connected across the load resistor. A dc blocking capacitor CB was used
in series with the primary winding of the transformer to prevent the flow of dc cur-
rent into the small-signal ac voltage source. A compensation of −20 dB was added
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to account for the gain of the Pearson current probe. A good agreement between
theoretical and experimental data was observed.
3.5 Transfer Functions of Closed-Inner Current Loop





where VT m is the maximum value of the saw-tooth waveform. In this work, VT m = 5 V.
The gain of the pulse-width modulator is therefore, Tm = 1/VT m = 0.2 = −13.79 dB.






where fpf = ωpf/2π = 1/(RfCf ) is the upper cutoff frequency. The cutoff frequency
of the low-pass filter can be selected based on the maximum allowable feedback voltage




































Assuming a maximum allowable ripple ratio ∆vF I/∆vRs = 40% at the switching
frequency fs = 200 kHz yields the filter upper cutoff frequency as fpf = 100 kHz. A
standard resistor Rf = 1 kΩ was selected leading to a filter capacitance was Cf =
1.59 nF. A standard 1.8 nF capacitor was used.
128
3.6 Loop Gain
Appropriate selection of current-loop controller is made by evaluating the character-




= TmTpiRsTf . (3.11)
Fig. 2.22 in Chapter 2 shows the Bode magnitude and phase of Tki transfer function.
The transfer function exhibits a very low gain at dc. Therefore, a control circuit,
which can achieve a phase margin of PM = 60◦, an improved bandwidth, and a high
gain at dc (> 50 dB) must be designed. A type-II controller, which satisfies the
desired properties was selected for this design. The desired crossover frequency was









where Tcio is the approximate gain at dc, fzci = ωzci/2π is the zero frequency, and
fpci = ωpci/2π is the pole frequency [35]. The magnitude and phase plots of the
controller transfer function is shown in Fig. 2.24. A phase boost is provided around
the crossover frequency fc and the dc gain requirement was also satisfied. Based
on the design provided in [34], [35], the following components were selected for the
controller: R1 = 1 kΩ, R2 = 1.1 kΩ, C1 = 50 nF, and C2 = 1 nF. The inner-current




= TciTmTpiRsTf . (3.13)
Fig. 2.27 in Chapter 2 shows the loop gain relevant to the inner-current loop. The
phase margin was PM = 60◦ and the gain margin was GM = −21 dB.
With the closed-inner loop designed, the true-average buck-boost mode controlled
dc-dc converter was built and tested to validate the steady-state characteristics. The
dc reference voltage was set at VRI = VRs = 1.87 V. Wide-bandwidth operational
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Figure 3.40: Steady-state waveforms: (a) Gate-to-source voltage (top), (b) inductor
current (middle), and (c) sawtooth waveform and control voltage (bottom).
amplifiers LT1630 by Linear Technologies was used in the pulse-width modulator
and current-loop controller stages. The gate-driver IR2117 was used to produce the
required gate-to-source voltage waveform for the switch S. Fig. 3.40 shows the
waveforms of the gate-to-source voltage vGS, inductor current iL, control voltage vCI ,
and the sawtooth voltage vsaw. The following values were measured for the waveforms
shown in Fig. 3.40: duty cycle D = 0.372, inductor current ripple ∆iL = 0.9 A,
average inductor current IL = 2.23 A, and average control voltage VCI = 3.19 V. The
measured ripple in the sensed voltage and the feedback voltage were ∆VRs = 0.63 V
and ∆VF I = 0.25 V to give ∆VF I/∆VRs ≈ 0.4. The measured output voltage was
VO = −5 V.
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3.7 Reference Voltage-to-Inductor Current Transfer Func-
tion Ticl
From Chapter refchap:Chapter05, the closed-loop reference voltage-to-inductor cur-

















Fig. 3.41 compares the theoretical and experimental magnitude and phase plots of
the Ticl transfer function. The experimental prototype of the closed-loop buck-boost
converter was built including the controller circuit. An HP4194A gain-phase analyzer
was used to obtain the Bode plots for the described transfer functions. Pearson 411
wide-bandwidth current transformer with a gain 0.1 A/V = −20 dB was used to
record the inductor current. DC blocking capacitors of value CB = 47 µF with negli-
gible series resistances were used at the small-signal voltage injection and extraction
nodes. The current-probe compensation of −20 dB was added to Ticl. The frequency
response of the current injection transformer was taken into account to obtain the
final measurement data. A propagation delay in the logic gates in the gate-driver and
pulse-width modulator was taken into account as it affected the phase of Tpi at high
frequencies [21]. The delay was modeled using the first-order Padé approximation












and the transfer function was multiplied with the power stage transfer function Tpi.






With the inclusion of the inner-current loop, the control bandwidth was improved
from 10 kHz to 30 kHz. The gain at dc was Ticl(0) = 3.71 dB = 1.53 A/V. The
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Figure 3.41: Experimental validation of theoretically predicted reference voltage-to-
inductor current transfer function Ticl.
inductor current response for a step change in the reference voltage was plotted on
MATLAB using the transfer function given in (3.16) as shown in Fig. 3.42. For a
step change in the reference voltage by ∆VRI = 1 V, the inductor current changes by
∆IL = Ticl(0) × 1 = 1.53 × 1 = 1.53 A. The theoretically obtained inductor current
response was validated experimentally as shown in Fig. 3.43. For a step change in
reference voltage by ∆VRI = 1 V, the inductor current increased by ∆IL = 1.69 A
from the steady-state value IL = 2.17 A to IL = 3.86 A to give Ticl(0) = ∆IL/∆VRI =
1.69 A/V. A good agreement between theory and measurements can be observed.
3.8 Reference Voltage-to-Duty Cycle Transfer Function Tdi
The critical path from the reference voltage to the output voltage is controlled by the


























Figure 3.42: Theoretical inductor current response for step change in current-reference
voltage by ∆VRI = 1 V.
Figure 3.43: Measured inductor current response for step change in current-reference
voltage by ∆VRI = 1 V.
The inner-current loop modifies the path between vri and vo by providing a phase
boost, especially near the region, where the effect of RHP zero is significant. There-
fore, in this modeling approach, the power-stage poles and zeros are unaffected and
the power-stage transfer function is of order two. The response is improved by incor-
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porating the poles and zeros into the inner-current-loop transfer function. This is a
non-physical transfer function, and therefore, has not been verified experimentally.
3.9 Reference Voltage-to-Output Voltage Transfer Function
Tpicl
As discussed earlier, the duty cycle governs both the inductor current and the output


















Fig. 3.44 compares the theoretical and measured magnitude and phase plots of the
Tpicl. The gain at dc is nearly Tpicl(0) = 1.52 dB = 1.19 V/V. The phase plots
produce a phase shift of 180◦ due to an inverted output voltage. The RHP zero
occurs at fzp = 32.23 kHz. For the power-stage transfer function Tp, the RHP zero
causes a phase drop at low duty ratios. However, with the introduction of the inner-
current-loop, the transfer function Tdi causes a phase boost in Tpicl, specifically around
fzp. The phase at fs/2 is less than unity and is accomplished by the high-frequency
controller pole and the pole of the low-pass filter. Therefore, the small-signal model
of the true-average current-mode control shows an improved closed-loop stability and
a high phase, especially in the vicinity of the voltage-loop crossover frequency. As a
result, the voltage loop can be designed using simpler controllers such as Type-II. Fig.
3.45 shows the theoretically obtained output voltage response for a step increment in
current-reference voltage vRI by 1 V. For a 1 V step change in the reference voltage,
the output voltage changes by ∆VO = Tpicl(0)×1 = 1.09×1 = 1.09 V. The measured
output voltage response is shown in Fig. 3.46. For a step change in reference voltage
by ∆VRI = 0.87 V, vO increased by ∆VO = 0.99 V from the steady-state value
VO = −5 V to VO = −5.99 V to give Tpicl(0) = ∆VO/∆VRI = 1.14. Hence, a good
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Figure 3.44: Experimental validation of theoretically obtained reference voltage-to-
output voltage transfer function Tpicl.
agreement between model prediction and measurements was observed.
Fig. 3.47 shows the experimentally obtained Bode magnitude and phase plots of
the closed-loop input voltage-to-inductor current transfer function. This is a distur-
bance path transfer function. It can be seen that a large attenuation factor is offered
to the disturbance in the input voltage by the inner current loop as compared to
the open loop. The measured results shows good agreement with the theoretically
predicted results.
Fig. 3.48 shows the experimentally obtained Bode magnitude and phase plots of
the closed-loop input voltage-to-output transfer function. This is a disturbance path
transfer function. The output voltage attenuation offered by the current loop for a
disturbance in the input voltage is not very strong. However, the attenuation can
be further improved by incorporating the outer voltage loop. The measured results
shows good agreement with the theoretically predicted results.
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Figure 3.45: Theoretical output voltage response for step change in current-reference
voltage by ∆VRI = 1 V.
Figure 3.46: Measured output voltage response for step change in current-reference
voltage by ∆VRI = 0.87 V.
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Figure 3.47: Experimental validation of theoretically obtained input voltage-to-
inductor current transfer function Micl.


























Figure 3.48: Experimental validation of theoretically obtained input voltage-to-
output voltage transfer function Mvicl.
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4 True-Average Current-Mode Control of Boost
DC-DC Converter
The circuit of a pulse-width modulated PWM boost converter is shown in Fig. 4.1.
The circuit consists of a power MOSFET S, a diode Do, an inductor L, a filter ca-
pacitor C, and a load resistor RL. The switch is turned ON and OFF at a switching
frequency fs and at a duty cycle D. The parasitic resistances of the passive and
semiconductor components are considered in the analysis. The equivalent series re-
sistances of the inductor and capacitor are rL and rC , respectively. The ON-state
resistance of the MOSFET and the ON-resistance of the diode are rDS and RF , re-
spectively, and the diode forward voltage is VF . The dc voltage transfer function of








to produce the duty cycle for the loss-less boost converter as




The aims of this chapter are:
1. To describe dc characteristics.
2. To introduce small-signal linear model.
3. To derive and analyze the open-loop power stage transfer functions.
4. To derive and analyze the open-loop input and output impedances.
5. To design and analyze a compensator circuit.
6. To derive and analyze the closed inner-current-loop transfer functions.
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4.1 DC Characteristics
Fig. 4.2 shows the the idealized current and voltage waveforms of the switching
network of the boost converter. The small-ripple approximation is made, where the
amplitude of the inductor current ripple due to the switching action is considered to
be much lower than the dc component of the inductor current. As a result, the peak
value of the switch current is equal to the average value of the inductor current IL.











ILdt = DIL. (4.3)
Notice that the average switch current is a function of the average inductor current
and the duty cycle. By the principle of circuit-averaging, the switch can be replaced
by a current source dependent on the inductor current and the duty cycle. Similarly











(VO)dt = DVO. (4.4)
The diode can be replaced by a voltage source dependent on the duty cycle and the
output voltage. Since the voltage across the diode is negative, when the switch is on,
the negative sign can be incorporated into the model by reversing the polarities of the
controlled voltage source. The switch and diode are first replaced by their equivalent
current-controlled current source the voltage-controlled voltage source, respectively.


























Figure 4.2: Waveforms of ideal switching network. (a) gate-to-source voltage of switch
(b) switch current, and (c) diode voltage.
substitutions result in the dc, averaged model of the boost converter as shown in Fig.
4.3. This form of circuit modeling presents another advantage, where the component
parasitic resistances can be lumped and placed in the inductor branch. The equivalent
averaged resistance placed in the inductor branch is
r = DrDS + (1 − D)RF + rL. (4.5)
The steady-state performance of the converter can be analyzed using the dc model.
Applying KCL at the node connecting the inductor, switch, and diode results in
IL = DIL + IO. (4.6)
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The dc input current II and the average inductor current IL are equal. The dc current




= 1 − D. (4.7)
Applying KVL to the loop between the supply voltage and the load
VI = rIL − DVO + VO = r
IO
1 − D
+ VO(1 − D) = r
VO
RL(1 − D)
+ VO(1 − D), (4.8)
































DrDS + (1 − D)RF + rL
RL(1 − D)2
. (4.10)
Therefore, the duty cycle of a lossy boost dc-dc converter is




4.2 Small-Signal Model of PWM Boost converter for CCM
The dc model is perturbed about the steady-state operating point resulting in large-
signal nonlinear model. The large-signal quantities can be expressed as the sum of
dc and ac components as
iS = IS + is. (4.12)
iL = IL + il. (4.13)














Figure 4.3: DC and low-frequency model of pulse-width modulated boost dc-dc con-
verter.
vI = VI + vi. (4.15)
vO = VO + vo. (4.16)
dT = D + d. (4.17)
Hence, from (4.3) and (4.4)
iS = dT iL = (D + d)(IL + il) (4.18)
and
vD = dT vO = (D + d)(VO + vo). (4.19)
In (4.18) and (4.19), the high-order ac terms are eliminated by using the small
signality conditions yielding a linearized large signal model. The dc and ac terms
are separated to obtained dc averaged model as shown in Fig. 4.3 and the linear,
averaged small-signal model as shown in Fig. 4.4.
4.3 Design Example
The subsequent analysis is done on the boost converter designed for the following
specifications.
1. Supply voltage VI = 12 V.
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2. Output voltage VO = 20 V.
3. Output power PO = 10 W.
4. Load resistance RL = 40 Ω.
5. Switching frequency fs = 100 kHz.
6. The inductance to ensure CCM operation L = 50 µH.
7. The filter capacitance C = 100 µF.
The equivalent series resistances of the inductor is rL = 30 mΩ and the capacitor
is rC = 25 mΩ. The selected MOSFET was IRF540 by International Rectifiers and
the selected diode was MBR10100 by Vishay Semiconductors. From their respective
datasheets, the ON-state resistance of the MOSFET and the on-resistance of the
diode were rDS = 0.11 Ω and RF = 0.07 Ω. Diode forward voltage is VF = 0.3 V.
The calculated value of converter efficiency is η = 99%. The equivalent averaged
resistance r ≈ 0.1162 Ω. The open-loop dc quantities from Section 4.1 are given in
Table 4.1.
































Figure 4.4: Small-signal model of the pulse-width-modulated boost dc-dc converter
in continuous-conduction-mode (CCM).
4.4 Power Stage Transfer Functions
The following power stage transfer functions are discussed in the subsequent section.
1. Duty cycle-to-output voltage transfer function Tp (Control).
2. Duty cycle-to-inductor current transfer function Tpi (Control).
3. Input voltage-to-output voltage transfer function Mv (Disturbance).
4. Input voltage-to-inductor current transfer function Mvi (Disturbance).
5. Reverse current gain Ai (Disturbance).
6. Input impedance Zi (Disturbance).
7. Output impedance Zo (Disturbance).
The small-signal model of the PWM boost converter is shown in Fig. 4.4. The







The current through the inductor is




The input current is
ii = il. (4.22)
Applying Kirchhoff’s voltage law, the output voltage is
vo = vi − ilZ1 + Dvo + Vod. (4.23)
The impedances Z1 and Z2 are




















4.4.1 Duty Cycle-to-Output Voltage Transfer Function Tp
The duty cycle-to-output voltage transfer function is obtained by setting vi = 0 and
































(s + ωzn)(s − ωzp)












































Figure 4.5: Theoretically obtained magnitude and phase plots of the duty cycle-to-
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Figure 4.6: Magnitude and phase plots of the duty cycle-to-output voltage transfer
function Tp obtained by circuit simulations.






RL(1 − D)2 + r
, (4.28)
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(1 − D)2RL + r
LC(RL + rC)
, (4.30)
the damping ratio is
ξ =




LC(RL + rC)[(1 − D)2RL + r)
. (4.31)











Fig. 4.5 shows the theoretically obtained magnitude and phase plots of duty-
cycle-to-output voltage transfer function. The theoretical results were validated by
simulation. Fig. 4.6 shows the magnitude and phase plots of duty-cycle-to-output
voltage transfer function using SABER Simulator. The gain at dc and low-frequencies
is nearly Tp0 = 30.4 dB = 33.113 V/V. The natural corner frequency of the second-
order low-pass filter formed by the inductor, capacitor, and load resistor is fo =
1.35 kHz.
4.4.2 Duty Cycle-to-Inductor Current Transfer Function Tpi
The duty cycle-to-output voltage transfer function is obtained by setting vi = 0 and




























Figure 4.7: Theoretically obtained magnitude and phase plots of the duty cycle-to-
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Figure 4.8: Magnitude and phase plots of the duty cycle-to-inductor current transfer
function Tpi obtained by circuit simulation.
148














Substituting (4.24) and (4.25) in (4.35) gives the control-to-inductor current transfer




























where the dc gain Tpio is
Tpio =
2VO
(1 − D)2RL + r
, (4.37)














Fig. 4.7 shows the theoretically obtained magnitude and phase plots of duty
cycle-to-inductor current transfer function. The theoretical results were validated by
simulation. Fig. 4.8 shows the magnitude and phase plots of duty cycle-to-inductor
current transfer function using SABER Simulator. The gain at dc and low-frequencies
is nearly Tpi0 = 8.94 dB = 2.8 V/V. The natural corner frequency of the second-order
low-pass filter formed by the inductor, capacitor, and load resistor is fo = 1.35 kHz.
The frequency of the left-half plane zero is fzi = 80. The gain decreases at the rate
of 20 dB/dec beyond fo. The duty cycle-to-inductor current transfer function for
the boost converter exhibits a low-frequency zero fzi and a complex conjugate pole-
pair at fo. The phase starts at zero and rises to 45
◦ due to fzi. This means that
at low frequencies, the duty cycle signal leads the inductor current by a particular
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Figure 4.9: Theoretically obtained magnitude and phase plots of the input voltage-
to-output voltage transfer function Mv.
phase angle. The bandwidth of Tpi is larger than that of Tp. Therefore, the inner
current loop presents a faster response in inductor current for change in duty cycle.
The low-frequency zero fzi depends on the load resistance RL and the parameters
of the filter capacitance, namely C and rC . As the value of RL is decreased at a
fixed C, fzi moves towards fo. The nature of the roots of the characteristic equation
(denominator of Tpi) or the poles of Tpi converts from complex conjugate to real. At
a specific minimum load resistance, fzi ≈ fo, i.e., fzi cancels the effect of one of the
complex conjugate poles at fo producing a first-order dominant pole system. The
dominant pole is therefore caused by the inductor and load resistance. This effect
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Figure 4.10: Magnitude and phase plots of the input voltage-to-output voltage trans-
fer function Mv obtained by circuit simulation.
4.4.3 Input Voltage-to-Output Voltage Transfer Function Mv
The input voltage-to-output voltage transfer function is obtained by setting d = 0












Z2(1 − D)2 + Z1
. (4.40)
Substituting (4.24) and (4.25) in (4.35) gives the input voltage-to-output voltage




























where the dc gain Mvo is
Mvo =
(1 − D)RL
(1 − D)2RL + r
(4.42)
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Figure 4.11: Theoretically obtained magnitude and phase plots of input voltage-to-
inductor current transfer function Mvi.





The angular frequency of the left-half plane zero is given in (4.32).
Fig. 4.9 shows the theoretically obtained magnitude and phase plots of input
voltage-to-output voltage transfer function. The theoretical results were validated by
simulation. Fig. 4.10 shows the magnitude and phase plots of input voltage-to-output
voltage transfer function using SABER Simulator.
4.4.4 Input Voltage-to-Inductor Current Transfer Function Mvi
The input voltage-to-inductor current transfer function is obtained by setting d = 0
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Figure 4.12: Magnitude and phase plots of input voltage-to-inductor current transfer
function Mvi obtained by circuit simulation.












Z1 + (1 − D)2Z2
. (4.45)
Substituting (4.24) and (4.25) in (4.45) gives the input voltage-to-inductor current




























where the dc gain Mvio is
Mvio =
1
(1 − D)2RL + r
, (4.47)
































Figure 4.13: Small-signal model of the pulse-width modulated buck dc-dc converter
in CCM to derive output current-to-inductor current transfer function Ai.





Fig. 4.11 shows the theoretically obtained magnitude and phase plots of input
voltage-to-inductor current transfer function. The theoretical results were validated
by simulation. Fig. 4.12 shows the magnitude and phase plots of input voltage-
to-inductor current transfer function using SABER Simulator. The gain at dc is
Mvi0 = −23.1 dB = 0.07 V/V. Through the Mvi current-loop relevant transfer
function, one can observe that the current loop offers a low audio susceptibility at dc
than that provided by the voltage-loop transfer function Mv. All the other frequency-
domain properties remain identical to Tpi.
4.4.5 Reverse Current Gain Ai
The small-signal model to derive output-to-inductor current transfer function is shown
in Fig. 4.13. This model is obtain by setting vi = 0 and d = 0. An independent
voltage source vt is applied at the output, which forces a current it. The output
current-to-inductor current transfer function or reverse current transfer function Ai
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Figure 4.14: Theoretically obtained magnitude and phase plots of the output current-
to-inductor current transfer function Ai.
 f(Hz)



































Figure 4.15: Magnitude and phase plots of the output current-to-inductor current














Z1 + (1 − D)2Z2
. (4.50)
Substituting (4.24) and (4.25) in (4.50) gives the output current-to-inductor current




























where the dc gain Aio is
Aio =
(1 − D)RL
(1 − D)2RL + r
, (4.52)





and the angular frequency of the left-half plane zero ωz is given in (4.32).
Fig. 4.14 shows the theoretically obtained magnitude and phase plots of output-
to-inductor current transfer function. The theoretical results were validated by simu-
lation. Fig. 4.15 shows the magnitude and phase plots of output-to-inductor current
transfer function using SABER Simulator. The gain at dc is Ai0 = 4.45 dB =
1.67 A/A, i.e., the reverse current gain is unity at dc and low-frequencies up to nearly
fo. Beyond fo the impedance offered by the capacitor branch is lower than the induc-
tor and the small-signal output current begins to flow into the capacitor. Therefore,
the gain reduces by −40 dB per decade.
4.4.6 Open-Loop Input Impedance Zi
The open-loop input impedance is obtained by setting d = 0 and io = 0 in fig. 4.4.










= Z1 + Z2(1 − D)
2. (4.54)
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Figure 4.17: Magnitude and phase plots of the input impedance Zi obtained by circuit
simulation.
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Substituting (4.24) and (4.25) in (4.54) gives the output current-to-inductor current





























where the dc gain Zio is
Zio = (1 − D)
2RL + r (4.56)





The gain Zix increases with frequency. Fig. 4.16 shows the theoretically obtained
magnitude and phase plots of input impedance. The theoretical results were validated
by simulation. Fig. 4.17 shows the magnitude and phase plots of input impedance
using SABER Simulator.
4.4.7 Open-Loop Output Impedance Zo
The small-signal model to derive output impedance is shown in Fig. 4.13. This model


























(s + ωzn)(s + ωrl)




















where the dc gain Zo0 is
Zo0 =
rRL
r + (1 − D)2RL
, (4.60)
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Figure 4.18: Theoretically obtained magnitude and phase plots of the output
impedance Zo.
 f(Hz)





































Figure 4.19: Magnitude and phase plots of the output impedance Zo obtained by
circuit simulation.
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Figure 4.20: Circuit of boost dc-dc converter with inner-current loop.
The angular frequency of the left-half plane zero ωzn is given in (4.32). Fig. 4.18
shows the theoretically obtained magnitude and phase plots of output impedance.
The theoretical results were validated by simulation. Fig. 4.19 shows the magnitude
and phase plots of output impedance using SABER Simulator.
4.5 Inner-Current Loop
Fig. 4.20 shows the circuit of boost dc-dc converter with inner-current loop. A sense
resistor Rs is placed in the inductor branch to sense the inductor current and is a
part of the feedback network. At low duty ratios, the sensed inductor current ripple
is high. Therefore, the control voltage intersects with the modulator ramp voltage
twice in each cycle resulting in subharmonic instability. The low-pass filter attenuates
the switching frequency components and its harmonics present in the sensed voltage
vRS = RsiL. Therefore, the theoretically obtained output voltage of the low-pass
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filter is VF I = RsIL and is governed by the dc component of the sensed inductor
current. Thus, in this method the true-average component of the inductor current is
sensed, thereby reducing the problems due to subharmonic instability and transistor
misgating. The transfer functions related to the inner-current loop, which includes
filter in the feedback path are derived and discussed in the following sections.
4.5.1 Design
The steady-state average inductor current is IL = VO/[RL(1 − D)] = 0.833 A. At a
duty cycle D = 0.4048 and assuming the peak sawtooth voltage of the pulse-width
modulator is VT m = 3 V, the required steady-state control voltage is VCI = DVT m =
0.4048 × 3 = 1.2144 V. The reference voltage to the current-loop is VRI = VCI at
steady-state since the error voltage is zero, i.e., VRI = 1.2144 V . The gain of the
feedback path is controlled mainly by the sensor gain Rs such that Tpicl ≈ 1/Rs.
For a steady-state inductor current IL and the inner loop reference voltage VRI , which











= 1.4573 Ω. (4.63)
A standard resistor Rs = 1.5 Ω was chosen.
4.5.2 Transfer Function of Filter Tf
















































Tf (jω + ωpf ) = ωpf , (4.67)






















The filter frequency can be set by the amount of attenuation desired. For an
example, to achieve an attenuation of 33% in the filter output voltage at the switching
frequency, i.e., |Tf |(fs) = 0.33, the filter upper cutoff frequency using (4.70) must be
fpf = 0.5fs = 50 kHz. The filter resistance is chosen as Rf = 1 kΩ and the filter
capacitance is calculated as Cf = 3.183 nF.
4.5.3 Transfer Function of Pulse-Width Modulator Tm











where VT m is the amplitude of the sawtooth waveform.
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4.5.4 Uncompensated Loop Gain Tki
The natural behavior of the inner current loop can be determined using the uncom-




















where Tm, Tpi and Tf are given in (4.71), (4.36), and (4.64), respectively. The dc gain







Fig. 4.21 shows the theoretically obtained magnitude and phase plots of the
uncompensated loop gain of the inner-current loop.























Figure 4.21: Theoretically obtained magnitude and phase plots of the uncompensated


















Figure 4.22: Circuit of Type-II compensator.
4.5.5 Transfer Function of Control Circuit Tci
An integral single-lead control circuit introduces a pole at the origin required to boost
the dc gain and a pole-zero pair to adjust crossover frequency fc to maintain a required
phase margin (PM). A detailed procedure to determine the transfer function of the
controller to improve the dc gain (> 50 dB) and achieve an inner current loop phase






















Figure 4.23: Theoretically obtained magnitude and phase plots of controller transfer
function Tci for the inner-current loop.
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margin PM = 60◦ is explained in [34] and only the relevant expressions are presented




























Fig. 4.23 shows the theoretically obtained magnitude and phase plots of the
compensator transfer function used in the inner-current loop. The theoretical results
 f(Hz)




































Figure 4.24: Magnitude and phase plots of output impedance obtained by circuit
simulation of controller transfer function Tci for the inner-current loop.
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were validated by simulation. Fig. 4.24 shows the magnitude and phase plots of the
compensator transfer function used in the inner-current loop using SABER Simulator.
4.5.6 Loop Gain of Inner-Current Loop Ti




























where Ti0 is the gain at s = 0 given as
Ti0 = Tki0Tci0 =
VIRs
























Figure 4.25: Theoretically obtained magnitude and phase plots of compensated loop
gain Ti of the inner-current loop.
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Fig. 4.25 shows the theoretically obtained magnitude and phase plots of loop gain
of the inner-current loop. The theoretical results were validated by simulation. Fig.
4.26 shows the magnitude and phase plots of loop gain of the inner-current loop using
SABER Simulator.
4.6 Closed-Loop Transfer Functions for Inner-Current Loop
The following closed-loop control transfer functions are derived:
• Reference voltage-to-inductor current transfer function Ticl
• Reference voltage-to-output voltage transfer function Tpicl
• Input voltage-to-inductor current transfer function Micl
• Input voltage-to-output voltage transfer function Mvicl
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Figure 4.26: Magnitude and phase plots of compensated loop gain Ti of the inner-
current loop obtained by circuit simulation.
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• Input impedance Ziicl













Figure 4.27: Block diagram used to derive inner-loop control-to-inductor current
transfer function Ticl.






















Figure 4.28: Theoretically obtained magnitude and phase plots of the inner-current
loop reference voltage-to-inductor current transfer function Ticl.
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4.6.1 Reference Voltage-to-Inductor Current Transfer Function Ticl
Using the block diagram shown in Fig. 4.27, the closed-loop reference voltage-to-














Fig. 4.28 shows the theoretically obtained magnitude and phase plots of compen-
sated loop gain of the inner-current loop reference voltage-to-inductor current transfer
function. The theoretical results were validated by simulation. Fig. 4.29 shows the
magnitude and phase plots of the inner-current loop reference voltage-to-inductor
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Figure 4.29: Magnitude and phase plots of the inner-current loop reference voltage-
















Figure 4.30: Block diagram required to derive inner-loop control-to-output voltage
transfer function Tpicl.
4.6.2 Reference Voltage-to-Output Voltage Transfer Function Tpicl
Using the block diagram shown in Fig. 4.30, the closed-loop reference voltage-to-









































Figure 4.31: Theoretically obtained magnitude and phase plots of reference voltage-
to-output voltage transfer function Tpicl.
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Fig. 4.31 shows the theoretically obtained magnitude and phase plots of compen-
sated loop gain of the inner-current loop reference voltage-to-output voltage transfer
function. The theoretical results were validated by simulation. Fig. 4.32 shows
the magnitude and phase plots of the inner-current loop reference voltage-to-output
voltage transfer function using SABER Simulator.
4.6.3 Input Voltage-to-Inductor Current Transfer Function Micl
Using the block diagram shown in Fig. 4.33, the closed-loop input voltage-to-inductor
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Figure 4.32: Magnitude and phase plots ofReference voltage-to-output voltage trans-































Figure 4.33: Block diagram required to derive inner-loop input voltage-to-inductor
current transfer function Micl.









Fig. 4.34 shows the theoretically obtained magnitude and phase plots of compen-
sated loop gain of the inner-current loop input voltage-to-inductor current transfer
























Figure 4.34: Theoretically obtained magnitude and phase plots of input voltage-to-
inductor current transfer function Micl.
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function. The theoretical results were validated by simulation. Fig. 4.35 shows the
magnitude and phase plots of the inner-current loop input voltage-to-inductor current
transfer function using SABER Simulator.
4.6.4 Input Voltage-to-Output Voltage Transfer Function Mvicl
Using the block diagram shown in Fig. 4.36, the closed-loop input voltage-to-output
















l = Tpid + Mvivi. (4.88)
−d
Tix
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Figure 4.35: Magnitude and phase plots of input voltage-to-inductor current transfer















































Figure 4.36: Block diagram required to derive inner-loop input voltage-to-output












































Figure 4.37: Theoretically obtained magnitude and phase plots of input voltage-to-
output voltage transfer function transfer function Mvicl.
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o = Tpd + Mvvi. (4.94)























Fig. 4.37 shows the theoretically obtained magnitude and phase plots of inner-
current loop input voltage-to-output voltage transfer function. The theoretical results
were validated by simulation. Fig. 4.38 shows the magnitude and phase plots of the
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Figure 4.38: Magnitude and phase plots of input voltage-to-output voltage transfer
function transfer function Mvicl obtained by circuit simulation.
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4.6.5 Input Voltage-to-Duty Cycle Transfer Function Mdi
Using the block diagram shown in Fig. 4.36, the closed-loop input voltage to duty





























Fig. 4.39 shows the theoretically obtained magnitude and phase plots of the inner-
current loop input voltage-to-duty cycle transfer function. The theoretical results
were validated by simulation. Fig. 4.40 shows the magnitude and phase plots of
























Figure 4.39: Theoretically obtained magnitude and phase plots of input voltage-to-
duty cycle transfer function Mdi
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the inner-current loop input voltage-to-duty cycle transfer function using SABER
Simulator.
4.6.6 Input Impedance Ziicl
















l = Tpid + Mvivi (4.101)
and the duty cycle is
d = TciTmvei = TciTm(−TfRsil). (4.102)
Substituting (4.102) in (4.101)
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Figure 4.40: Magnitude and phase plots of input voltage-to-duty cycle transfer func-




































The input current is given as



























Figure 4.42: Theoretically obtained magnitude and phase plots of inner-loop input
impedance Ziicl.
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= Zi(1 + Ti). (4.108)
Fig. 4.42 shows the theoretically obtained magnitude and phase plots of compen-
sated loop gain of the inner-current loop input impedance. The theoretical results
were validated by simulation. Fig. 4.43 shows the magnitude and phase plots of the













































































Figure 4.44: Block diagram required to derive inner-closed-loop input impedance
Zoicl.
4.6.7 Output Impedance Zoicl



































Figure 4.45: Theoretically obtained magnitude and phase plots of inner-closed loop
output impedance Zoicl.
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o = Tpd + Zoio. (4.114)


























































Figure 4.46: Magnitude and phase plots of inner-closed loop output impedance Zoicl
obtained by simulations.
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Fig. 4.45 shows the theoretically obtained magnitude and phase plots of the inner-
current loop output impedance. The theoretical results were validated by simulation.
Fig. 4.46 shows the magnitude and phase plots of the inner-current loop output
impedance using SABER Simulator.
4.7 Outer-Voltage Loop
4.7.1 Uncompensated Loop Gain for Outer-Voltage Loop Tkv












4.7.2 Transfer Function of Control Circuit for Outer-Voltage Loop Tcv
An integral-single-lead control circuit introduces a pole at the origin required to boost
the dc gain and a pole-zero pair to adjust crossover frequency fc to maintain required
PM. A detailed procedure to determine the transfer function of the controller to
improve the dc gain (> 50 dB) and achieve an inner current loop phase margin
PM = 60◦ is explained in [34] and only the relevant expressions are presented here.























































































Figure 4.49: Theoretically obtained magnitude and phase plots of compensator trans-
fer function Tcv for the outer-voltage loop.
 f(Hz)





































Figure 4.50: Magnitude and phase plots of the compensator transfer function Tcv for















































Fig. 4.49 shows the theoretically obtained magnitude and phase plots of the
compensator transfer function used in the outer-voltage loop. The theoretical results
were validated by simulation. Fig. 4.50 shows the magnitude and phase plots of the
compensator transfer function used in the outer-voltage loop using SABER Simulator.
4.7.3 Loop Gain of Outer-Voltage Loop Tv











where To = βTciTmTpTcv. Fig. 4.53 shows the theoretically obtained magnitude
and phase plots of the loop gain of outer-voltage loop. The theoretical results were
validated by simulation. Fig. 4.54 shows the magnitude and phase plots of the loop
gain of outer-voltage loop using SABER Simulator.
4.8 Closed-Loop Transfer Functions for Outer-Voltage Loop




































Figure 4.52: Circuit of average current-mode-control boost converter with outer-
voltage loop.
• Reference voltage-to-output voltage transfer function Tpcl
• Input voltage-to-output voltage transfer function Mvcl
• Input voltage-to-duty-cycle transfer function Mdv
• Input impedance Zivcl
• Output impedance Zovcl
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Figure 4.53: Theoretically obtained magnitude and phase plots of the loop gain Tv of
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Figure 4.54: Magnitude and phase plots of the loop gain Tv of the compensated























Figure 4.55: Block diagram used to derive control-to-output voltage transfer function
Tpcl.


























Figure 4.56: Theoretically obtained magnitude and phase plots of the reference
voltage-to-output voltage transfer function Tpcl.
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4.8.1 Reference Voltage-to-Output Voltage Transfer Function Tpcl
Using the block diagram shown in Fig. 4.55, the closed-loop reference voltage-to-








Fig. 4.56 shows the theoretically obtained magnitude and phase plots of the
reference voltage-to-output voltage transfer function. The theoretical results were
validated by simulation. Fig. 4.57 shows the magnitude and phase plots of the
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Figure 4.57: Magnitude and phase plots of the reference voltage-to-output voltage





















































Figure 4.58: Block diagram used to derive the input voltage to duty-cycle transfer
function Mdv.



























Figure 4.59: Theoretically obtained magnitude and phase plots of the input voltage-
to-duty cycle transfer function Mdv.
4.8.2 Input Voltage to Duty-Cycle Transfer Function Mdv
Using the block diagram shown in Fig. 4.58, the closed-loop input voltage to duty-
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Figure 4.60: Magnitude and phase plots of the loop gain of the the input voltage-to-
duty cycle transfer function Mdv obtained by circuit simulation.





o = Tpd + Mvvi. (4.125)
Also
vfv = −βvo (4.126)
and
vcv = vri = −βTcvvo. (4.127)
The error voltage vei is






The inductor current is
il = Tpid + Mvivi (4.130)
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Substituting (4.130) and (4.129) in (4.128), yields
d
TmTci









































































Fig. 4.59 shows the theoretically obtained magnitude and phase plots of the
input voltage-to-duty cycle transfer function. The theoretical results were validated
by simulation. Fig. 4.60 shows the magnitude and phase plots of the input voltage-
to-duty cycle transfer function using SABER Simulator.
4.8.3 Input Voltage to Output Voltage Transfer Function Mvcl
Using the block diagram shown in Fig. 4.61, the closed-loop input voltage to output

























































Figure 4.61: Block diagram used to derive the input voltage-to-output voltage transfer
function Mvcl.
From (4.124)






o = Tpd + Mvvi = TpMdvvi + Mvvi. (4.139)

























Figure 4.62: Theoretically obtained magnitude and phase plots of the input voltage-
to-output voltage transfer function Mvcl.
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= TpMdv + Mv. (4.140)
Fig. 4.62 shows the theoretically obtained magnitude and phase plots of the
input voltage-to-output voltage transfer function Mvcl. The theoretical results were
validated by simulation. Fig. 4.63 shows the magnitude and phase plots of the input
voltage-to-output voltage transfer function Mvcl using SABER Simulator.
4.8.4 Input Impedance Zivcl
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Figure 4.63: Magnitude and phase plots of the loop gain the input voltage-to-output





















































Figure 4.64: Block diagram used to derive the closed outer-voltage loop input
impedance Zivcl.
and




l = Tpid + Mvivi. (4.143)
Also
vfv = βvo, (4.144)

























Figure 4.65: Theoretically obtained magnitude and phase plots of the closed outer-
voltage loop input impedance Zivcl.
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vev = vrv − vfv = 0 − βvo = −βvo (4.145)
and
vcv = vri = Tcvvev = −βTcvvo. (4.146)





The feedback voltage vfi is
vfi = TfRsil. (4.148)
The reference voltage to inner-current-loop is
vri = vei + vfi. (4.149)


















































Figure 4.66: Magnitude and phase plots of the closed outer-voltage loop input










Substituting (4.142) in (4.151)



























































βTpTciTmTcv + 1 + TfRsTpiTciTm
vi (4.157)















βTpTciTmTcv + 1 + TfRsTpiTciTm
Tpi + Mvi (4.159)








Fig. 4.65 shows the theoretically obtained magnitude and phase plots of the closed-
loop input impedance Zivcl. The theoretical results were validated by simulation. Fig.





































Figure 4.67: Block diagram used to derive the closed outer-voltage loop output
impedance Zovcl.
4.8.5 Output Impedance Zovcl



































Figure 4.68: Theoretically obtained magnitude and phase plots of the closed outer-
voltage loop output impedance Zovcl.
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l = Aiio + Tpid. (4.163)
Also
vfv = βvo (4.164)
and
vcv = vri = −βTcvvo. (4.165)
The error voltage vei is





















































Figure 4.69: Magnitude and phase plots of the closed outer-voltage loop output
impedance Zovcl obtained by circuit simulation.
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Substituting (4.163) and (4.167) in (4.166), yields
d
TmTci

































Zo(1 + Ti) − AiTpTix
1 + Ti + TpTcvβTciTm
=
Zo(1 + Ti) − AiTpTix
1 + Ti + To
. (4.172)
Fig. 4.68 shows the theoretically obtained magnitude and phase plots of the closed-
loop output impedance Zovcl. The theoretical results were validated by simulation.
Fig. 4.69 shows the magnitude and phase plots of the closed-loop output impedance
Zovcl using SABER Simulator.
4.9 Results
The key results of the small-signal analysis, step responses of open-loop, and closed-
loop transfer functions are discussed in this section. The pole-zero plots are also
presented to illustrate the relocation of the power stage poles and zeros with the
introduction of inner-current and outer-voltage loops.
Fig. 4.70 shows a comparison of the responses in output voltage of the boost
converter for a step change in the duty cycle by 0.1 unit for Tp and a step change
in the reference voltage by 1 V in Tpicl and Tpcl. A change in duty cycle by 0.1 unit
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Figure 4.70: Comparison of responses in output voltages for step changes in duty
cycle, current-loop reference, and voltage-loop reference voltages obtained using Tp,
Tpicl, and Tpcl transfer functions, respectively.
corresponds to a change in the output voltage by nearly 3.3055 V. A similar steady-
state response can be observed for the Tpicl transfer function, however, the response
is slower than open-loop response. With the outer-voltage loop closed, an improved
response to step change in the reference voltage can be observed. The output voltage
changes by nearly 2 V and exhibits a short rise time and settling time characteristics.
In conclusion, the response to output voltage is improved in the presence of a current-
controlled power stage.
Fig. 4.71 shows a comparison of the responses in output voltage for a step change
in the input voltage by 1 V in the power stage, current-controlled power stage, and
closed-outer loop. The input-to-output voltage transfer functions Mv, Mvicl, and Mvcl
corresponding to the boost power stage, power stage with only inner loop control, and
boost with both inner and outer loops are shown. The open-loop converter is highly
susceptible to change in the input voltage. For example, for a 1 V change in the input
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Figure 4.71: Comparison of responses in output voltages for step changes in input
voltage by 1 V obtained using Mv, Mvicl, and Mvcl transfer functions, respectively.
voltage, the output voltage in an open-loop converter changes by nearly 1.6664 V.
However, for a 1 V change in the input voltage, the output voltage of the converter
with only the inner loop increases only by nearly 0.8 V. The inner current loop alone
is not capable of providing 100% correction to changes in the input voltage. With
the inclusion of the outer-voltage loop, the audio-susceptibility is further reduced
significantly, where the output voltage is nearly unaffected by any change in the
input voltage. Therefore, a two-loop control is the most suited topology for regulated
power supplies.
Fig. 4.72 shows the comparison of the responses in input current for step change
in the input voltage for the open-loop, power stage with only closed-inner loop, and
with two-loop controlled boost dc-dc converter. In the dc-dc converter in open-loop
configuration, the input current increases with increment in the input voltage. There-
fore, the input impedance of an open-loop dc-dc converter offers a positive resistance
203





















Figure 4.72: Comparison of the responses in input current for step change in the
input voltage for the open-loop, power stage with only closed-inner loop, and with
two-loop controlled boost dc-dc converter.
effect at dc in accordance with Ohm’s law.
Fig. 4.73 shows the comparison of responses in the output voltage for step change
in the load current by 1 A for the open-loop, power stage with only closed-inner loop,
and with two-loop controlled boost dc-dc converter. In this analysis, it is assumed
that a current source is placed across the load resistance, which injects current at the
converter output node. In the open-loop dc-dc converter, the magnitude of the output
voltage increases with increase in the magnitude of the current. Implementation of
inner-current loop increases the magnitude of output resistance.
Fig. 4.74 shows the trajectory of the poles and zeros of the duty cycle-to-output
voltage transfer function Tp obtained at selected values of the duty cycle D. The zero
zn caused by the filter capacitor C and its equivalent series resistance rC do not move
with the duty cycle as it is independent of the duty cycle. The location of the poles
p1, p2 is severely affected by the duty cycle. A clearer illustration of the movement
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Figure 4.73: Comparison of responses in the output voltage for step changes in the
load current by 1 A for the open-loop, power stage with only closed-inner loop, and
with two-loop controlled boost dc-dc converter.
can be observed in Fig. 4.75. The RHP zero moves towards the origin with increase
in the duty cycle. At low duty ratios, the zero is located in the right-half of the
s-plane. With increase in the duty cycle, the RHP-zero moves towards the origin. At
RL(1 − D)
2 = r, the RHP zero is at the origin. This corresponds to a critical duty
cycle determined by





Beyond D > Dcr, the RHP-zero shifts to the left-half of the s-plane.
The zero zi is independent of the duty cycle. The poles p1, p2 are severely affected
by the change in duty cycle. The location of the real component of the poles p1, p2
marginally moves towards −∞. The imaginary component the poles p1, p2 reduces
with increase in duty cycle. Beyond a critical duty cycle, the imaginary component
of the poles meet the real axis and are transformed into real poles. The pole p1 moves
towards −∞ while the pole p2 moves towards the origin with increase in the duty
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Figure 4.74: Trajectory of poles and zeros of the open-loop duty cycle-to-output
voltage transfer function as functions of the duty cycle.
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Figure 4.75: Trajectory of poles and zeros of the open-loop duty cycle-to-inductor
current transfer function as functions of the duty cycle.
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Figure 4.76: Trajectory of poles and zeros of the open-loop duty cycle-to-output
voltage transfer function as functions of the load resistance.
cycle beyond a critical value.
Fig. 4.76 shows the trajectory of the poles and zeros of the duty cycle-to-output
voltage transfer function Tp obtained at selected values of the load resistance RL. The
zero zn caused by the filter capacitor C and its equivalent series resistance rC do not
move with the load resistance as it is independent of the load resistance. The location
of the poles p1, p2 is not affected by the load resistance. A clearer illustration of the
movement can be observed in Fig. 4.77. However, the RHP zero zp moves towards
∞ with increase in the load resistance. This means that the converter stability is
much larger at high load resistance or low output power. This plot indicates that the
controller for the power-stage must be designed for the worst-case condition occurring
at a minimum load resistance.
Fig. 4.77 shows the trajectory of the poles and zeros of the duty cycle-to-inductor
current transfer function Tpi obtained at selected values of the load resistance RL.
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Figure 4.77: Trajectory of poles and zeros of the open-loop duty cycle-to-inductor
current transfer function as functions of the load resistance.
One may clearly observe that the location of the poles p1 and p2 is not impacted by
the variation in load resistance over the desired range. However, the low-frequency
LHP zero zi moves towards the origin with increase in load resistance. From the
design point-of-view, the controller for the current loop must be designed for the
maximum load resistance specifications or minimum output power.
Fig.4.78 shows the bode magnitude and phase plots of Tp at selected values of D.
Fig.4.79 shows the bode magnitude and phase plots of Tpi at selected values of D.
Fig. 4.80 shows the bode magnitude and phase plots of Tp at selected values of RL.
Fig. 4.81 shows the bode magnitude and phase plots of Tpi at selected values of RL.
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Figure 4.78: Bode magnitude and phase plots of Tp at selected values of D.
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Figure 4.79: Bode magnitude and phase plots of Tpi at selected values of D.
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Figure 4.80: Bode magnitude and phase plots of Tp at selected values of RL.

































Figure 4.81: Bode magnitude and phase plots of Tpi at selected values of RL.
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5 True-Average Current-Mode-Control of Buck DC-
DC Converter
The circuit of pulse-width modulated (PWM) buck converter is shown in Fig. 5.1.
The operation of buck converter in continuous conduction mode (CCM) is given in
details in [34]. The circuit of DC-DC buck converter consists of a power MOSFET S,
a diode Do, an inductor L, a filter capacitor C, and a load resistor RL. The switch is
turned on and off at a switching frequency fs and at a duty cycle D. The converter
efficiency is η. The aims of this chapter are
1. To describe the dc characteristics of buck dc-dc converter.
2. To develop the small-signal linear model of buck dc-dc converter.
3. To derive and analyze the open-loop power stage transfer functions of buck
dc-dc converter.
4. To derive and analyze the open-loop input and output impedances of buck dc-dc
converter.
5. To analyze and design a compensator circuit.
6. To demonstrate the behavior of true-average current-mode controlled (CMC)
buck converter.
7. To derive and analyze the closed inner-current loop transfer functions.
8. To derive and analyze the closed outer-voltage loop transfer functions.
The analytical results such as magnitude and phase plots of transfer functions and
step responses are described using MALATB. The theoretical predicted results are
validated using circuit simulations performed on SABER by Synopsis.
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5.1 DC Characteristics
The dc voltage transfer function of buck converter for CCM are given in details in
[34]. The idealized current and voltage waveforms of the switching network of buck
converter are shown in Fig. 5.2. Circuit averaging technique is applied to switching











ILdt = DIL. (5.1)
Hence, the MOSFET can be replaced by an ideal dc current-dependent current source.











VIdt = DVI . (5.2)
The diode can be replaced by an ideal dc voltage-dependent voltage source. The dc
component of the input current is
II = IS = DIL (5.3)
and the dc component of output current is
IO = IL. (5.4)































Figure 5.2: Waveforms of the ideal switching network. (a) gate-to-source voltage of
switch (b) switch current, and (c) diode voltage.








Fig. 5.3 shows the linearized dc and low frequency of buck dc-dc converter. Inductor
is a short circuited and filter capacitor is open circuited in the dc model. This model



























where rL, rDS, VF , RF , rC , Co are the parasitic resistance of the inductor, on-state













Figure 5.3: DC and low-frequency model of pulse-width-modulated buck dc-dc con-
verter.
diode, equivalent series resistance of the filter capacitor, and output capacitance of
the MOSFET, respectively.
5.2 Small-Signal Model of PWM Buck Converter in CCM
The averaged model is perturbed about the steady-state operating point resulting in
large-signal nonlinear model. The large-signal quantities can be expressed as the sum
of dc and ac components given by
iS = IS + is, (5.8)
iL = IL + il, (5.9)
vD = VD + vd, (5.10)
vI = VI + vi, (5.11)
vO = VO + vo, (5.12)
dT = D + d, (5.13)
where iS, iL, vD, vI , vO, and dT are the large-signal switch current, inductor current,
diode voltage, input voltage, output voltage and duty cycle, respectively. The quanti-
























Figure 5.4: Small-signal model of the pulse-width-modulated buck dc-dc converter in
continuous-conduction-mode (CCM).
voltage, input voltage, output voltage and duty cycle, respectively. Hence, from (5.1)
and (5.2)
iS = dT iL = (D + d)(IL + il) (5.14)
and
vD = dT vI = (D + d)(VI + vi). (5.15)
In (5.14) and (5.15), the high-order ac terms are eliminated by using the small sig-
nality conditions yielding a linearized large signal model. The dc and ac terms are
separated to obtained dc averaged model as shown in Fig. 5.3 and the linear, aver-
aged small-signal model as shown in Fig. 5.4. The equivalent averaged resistance r
connected in series with the magnetizing inductance L is given as
r = rDSD + (1 − D)RF + rL. (5.16)
5.3 Design Example
The subsequent analysis is done on the buck converter designed for the following
specifications.
1. Supply voltage VI = 28 V.
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2. Output voltage VO = 14 V.
3. Output power PO = 20 W.
4. Load resistance RL = 10 Ω.
5. Switching frequency fs = 100 kHz.
6. The inductance to ensure CCM operation is L = 301 µH.
7. The capacitance to ensure CCM operation is C = 68 µF.
The equivalent series resistances of the inductor is rL = 0.19 Ω and the capacitor
is rC = 0.11 Ω. The selected MOSFET was IRF540 by International Rectifiers and
the selected diode was MBR10100 by Vishay Semiconductors. From their respective
datasheets, the ON-state resistance of the MOSFET and the on-resistance of the diode
were rDS = 0.11 Ω, RF = 0.022 Ω, and the output capacitance of the MOSFET is
Co = 100 pF. Diode forward voltage is VF = 0.7 V. The calculated value of converter
efficiency is η = 90%. The required duty cycle to achieve the rated output voltage











is D = 0.5556. The equivalent averaged resistance r ≈ 0.2998 Ω. The open-loop dc
quantities from 5.1 are given in Table 5.1.
5.4 Power Stage Transfer Functions
The following power stage transfer functions are discussed in the subsequent section.
1. Duty cycle-to-output voltage transfer function Tp.
2. Duty cycle-to-inductor current transfer function Tpi.
3. Input voltage-to-output voltage transfer function Mv.
4. Input voltage-to-inductor current transfer function Mvi.
5. Reverse current gain Ai.
6. Input impedance Zi.
7. Output impedance Zo.
The small-signal model of the PWM buck converter is shown in Fig. 5.4. The











The input and the switch currents are
ii = is = Dil + ILd. (5.19)
Applying Kirchhoff’s voltage law, the output voltage is





The impedances Z1 and Z2 are




















5.4.1 Duty Cycle-to-Output Voltage Transfer Function Tp
The duty cycle-to-output voltage transfer function is obtained by setting vi = 0 and



















































































Figure 5.5: Theoretically obtained magnitude and phase plots of the duty cycle-to-
output voltage transfer function Tp.






the damping ratio is
ξ =
L + C[RL(rC + r) + rCr]
2
√
LC(RL + rC)(RL + r)
, (5.29)





Fig. 5.5 shows the theoretically obtained magnitude and phase plots of duty-
cycle-to-output voltage transfer function. The theoretical results were validated by
simulation. Fig. 5.6 shows the magnitude and phase plots of duty-cycle-to-output
voltage transfer function using SABER Simulator. The gain at dc and low-frequencies
is nearly Tp0 = 30 dB = 31.2 V/V. The natural corner frequency of the second-
order low-pass filter formed by the inductor, capacitor, and load resistor is fo =
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 f(Hz)




































Figure 5.6: Magnitude and phase plots of the duty cycle-to-output voltage transfer
function Tp obtained by circuit simulations.
1.1 kHz. The gain decreases by 40 dB/dec beyond fo up to the zero frequency fz.
The zero frequency is caused by the series combination of the filter capacitance and
the equivalent series resistance of the filter capacitance. The phase is 0◦ at dc and
low frequencies indicating a zero phase inversion between the duty cycle and the
output voltage, i.e., as duty cycle increases or decreases, the output voltage increases
or decreases, respectively. At high frequencies, the phase flattens at −90◦ due to the
zero frequency fz. The phase dips towards −180
◦ and achieves a minimum value of
−150◦ at 3.2 kHz. The minimum phase depends largely on the load resistance RL.
Smaller is the load resistance, closer is the phase to −180◦. At lower load resistance,
the damping coefficient is small, the phase is nearly −180◦ and the buck converter
producing ringing in the output voltage waveform of frequency fo. Therefore, a
buck converter in continuous-conduction mode must always have a minimum load in
order to minimize ringing to about 2-3 oscillations and ensure satisfactory closed-loop
220
stability.
5.4.2 Duty Cycle-to-Inductor Current Transfer Function Tpi
The duty cycle-to-inductor current transfer function is obtained by setting vi = 0 and



















Substituting (5.21) and (5.22) in (5.32) gives the control-to-inductor current transfer











































Fig. 5.7 shows the theoretically obtained magnitude and phase plots of duty
cycle-to-inductor current transfer function. The theoretical results were validated by
simulation. Fig. 5.8 shows the magnitude and phase plots of duty cycle-to-inductor
current transfer function using SABER Simulator. The gain at dc and low-frequencies
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Figure 5.7: Theoretically obtained magnitude and phase plots of the duty cycle-to-
inductor current transfer function Tpi.
 f(Hz)




































Figure 5.8: Magnitude and phase plots of the duty cycle-to-inductor current transfer
function Tpi obtained by circuit simulation.
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is nearly Tpi0 = 8.94 dB = 2.8 A/V. The natural corner frequency of the second-order
low-pass filter formed by the inductor, capacitor, and load resistor is fo = 1.1 kHz.
The frequency of the left-half plane zero is fzi =. The gain decreases at the rate
of 20 dB/dec beyond fo. The duty cycle-to-inductor current transfer function for
the buck converter exhibits a low-frequency zero fzi and a complex conjugate pole-
pair at fo. The phase starts at zero and rises to 45
◦ due to fzi. This means that
at low frequencies, the duty cycle signal leads the inductor current by a particular
phase angle. The bandwidth of Tpi is larger than that of Tp. Therefore, the inner
current loop presents a faster response in inductor current for change in duty cycle.
The low-frequency zero fzi depends on the load resistance RL and the parameters
of the filter capacitance, namely C and rC . As the value of RL is decreased at a
fixed C, fzi moves towards fo. The nature of the roots of the characteristic equation
(denominator of Tpi) or the poles of Tpi converts from complex conjugate to real. At
a specific minimum load resistance, fzi ≈ fo, i.e., fzi cancels the effect of one of the
complex conjugate poles at fo producing a first-order dominant pole system. The
dominant pole is therefore caused by the inductor and load resistance.
5.4.3 Input Voltage-to-Output Voltage Transfer Function Mv
The input voltage-to-output voltage transfer function is obtained by setting d = 0




















Substituting (5.21) and (5.22) in (5.32) gives the input voltage-to-output voltage






































The angular frequency of the left-half plane zero is given in (5.30).
Fig. 5.9 shows the theoretically obtained magnitude and phase plots of input
voltage-to-output voltage transfer function. The theoretical results were validated by
simulation. Fig. 5.10 shows the magnitude and phase plots of input voltage-to-output





















Figure 5.9: Theoretically obtained magnitude and phase plots of the input voltage-
to-output voltage transfer function Mv.
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voltage transfer function using SABER Simulator. The gain at dc is nearly equal to
the duty cycle D. The open-loop buck converter inherently offers sufficient supply
voltage rejection especially at low duty ratios. This is because, at low duty cycle
the power supply is connected to the load only for a portion of the switching period,
unlike in other dc-dc converter counterparts such as boost or buck-boost converters.
The phase starts at zero and decreases towards −180◦. However, the high-frequency
LHP zero at ωzn increases the phase to 90
◦.
5.4.4 Input Voltage-to-Inductor Current Transfer Function Mvi
The input voltage-to-inductor current transfer function is obtained by setting d = 0








































Figure 5.10: Magnitude and phase plots of the input voltage-to-output voltage trans-
fer function Mv obtained by circuit simulation.
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Figure 5.11: Theoretically obtained magnitude and phase plots of input voltage-to-
inductor current transfer function Mvi.
 f(Hz)






































Figure 5.12: Magnitude and phase plots of input voltage-to-inductor current transfer
function Mvi obtained by circuit simulation.
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Substituting (5.21) and (5.22) in (5.43) gives the input voltage-to-inductor current











































Fig. 5.11 shows the theoretically obtained magnitude and phase plots of input
voltage-to-inductor current transfer function. The theoretical results were validated
by simulation. Fig. 5.12 shows the magnitude and phase plots of input voltage-
to-inductor current transfer function using SABER Simulator. The gain at dc is
Mvi0 = dB = V/V. Through the Mvi current-loop relevant transfer function, one
can observe that the current loop offers a low audio susceptibility at dc than that
provided by the voltage-loop transfer function Mv. All the other frequency-domain
properties remain identical to Tpi
5.4.5 Reverse Current Gain Ai
The small-signal model to derive output-to-inductor current transfer function is shown
in Fig. 5.13. This model is obtain by setting vi = 0 and d = 0. An independent volt-



























Figure 5.13: Small-signal model of the pulse-width modulated buck dc-dc converter
in CCM to derive output current-to-inductor current transfer function Ai.





















Figure 5.14: Theoretically obtained magnitude and phase plots of the output current-
to-inductor current transfer function Ai.
voltage law,
vo = −vt = −ilZ1 (5.48)
228
 f(Hz)



































Figure 5.15: Magnitude and phase plots of the output current-to-inductor current
transfer function Ai obtained by circuit simulation.
and














The current it is




Hence, the output current-to-inductor current transfer function or reverse current














Substituting (5.21) and (5.22) in (5.51) gives the output current-to-inductor current







































and the angular frequency of the left-half plane zero ωzn is given in (5.30).
Fig. 5.14 shows the theoretically obtained magnitude and phase plots of output-
to-inductor current transfer function. The theoretical results were validated by simu-
lation. Fig. 5.15 shows the magnitude and phase plots of output-to-inductor current
transfer function using SABER Simulator. The gain at dc is Ai0 = 0 dB = 1 A/A,
i.e., the reverse current gain is unity at dc and low-frequencies up to nearly fo. Be-
yond fo the impedance offered by the capacitor branch is lower than the inductor and
the small-signal output current begins to flow into the capacitor. Therefore, the gain
reduces by −40 dB per decade.
5.4.6 Open-Loop Input Impedance Zi
The open-loop input impedance is obtained by setting d = 0 and io = 0 in (5.19) and
(5.20) and rearranging as














































Figure 5.16: Theoretically obtained magnitude and phase plots of the input
impedance Zi.
 f(Hz)




































Figure 5.17: Magnitude and phase plots of the input impedance Zi obtained by circuit
simulation.
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Substituting (5.21) and (5.22) in (5.58) gives the output current-to-inductor current







































and the angular frequency of the left-half plane zero ωzi is given in (5.47).
Fig. 5.16 shows the theoretically obtained magnitude and phase plots of input
impedance. The theoretical results were validated by simulation. Fig. 5.17 shows the
magnitude and phase plots of input impedance using SABER Simulator.
5.4.7 Open-Loop Output Impedance Zo
The small-signal model to derive output impedance is shown in Fig. 5.13. This model























(s + ωzn)(s + ωrl)

















































Figure 5.18: Theoretically obtained magnitude and phase plots of the output
impedance Zo.
 f(Hz)






































Figure 5.19: Magnitude and phase plots of the output impedance Zo obtained by
circuit simulation.
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Table 5.2: Summary of calculated values for open-loop transfer functions
Variable Value
|Tpo| 27.19 = 28.69 dB
|Tpio| 2.72 = 24.32 dB
|Mvo| 0.539 = −5.37 dB
|Mvio| 0.054 = −25.35 dB
|Zio| 33.37 = −30.467 dB




















The angular frequency of the left-half plane zero ωzn is given in (5.30).
Fig. 5.18 shows the theoretically obtained magnitude and phase plots of output
impedance. The theoretical results were validated by simulation. Fig. 5.19 shows the



























































Figure 5.21: Circuit of buck dc-dc converter with inner-current loop.
5.5 Inner-Current Loop
235
5.5.1 Transfer Function of Filter and Non-Inverting Amplifier Tf
The low-pass filter stage is composed of a resistor Rf and a capacitor Cf , placed in
series with the non-inverting amplifier. The non-inverting amplifier is composed of














































Tf (jω + ωpf ) = ωpf , (5.70)















The filter frequency can be set by the amount of attenuation desired. For an exam-
ple, to achieve an attenuation of 33% in the filter output voltage at the switching
frequency, i.e., |Tf |(fs) = 0.33, the filter upper cutoff frequency using (5.73) must be
fpf = 0.5fs = 50 kHz.
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5.5.2 Transfer Function of Pulse-Width Modulator Tm











where VT m is the amplitude of the sawtooth waveform.
5.5.3 Uncompensated Loop Gain Tki
The natural behavior of the inner current loop can be determined using the uncom-



















where Tm, Tpi and Tf are given in (5.74), (5.33), and (5.67), respectively. The dc gain































Figure 5.22: Theoretically obtained magnitude and phase plots of the uncompensated


















Figure 5.23: Circuit of type-II compensator.
Fig. 5.22 shows the theoretically obtained magnitude and phase plots of the uncom-
pensated loop gain of the inner-current loop.
5.5.4 Transfer Function of Control Circuit Tci
An integral-single-lead control circuit introduces a pole at the origin required to boost
the dc gain and a pole-zero pair to adjust crossover frequency fc to maintain required

























Figure 5.24: Theoretically obtained magnitude and phase plots of controller transfer
function Tci for the inner-current loop.
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PM. A detailed procedure to determine the transfer function of the controller to
improve the dc gain (> 50 dB) and achieve an inner current loop phase margin
PM = 60◦ is explained in [34] and only the relevant expressions are presented here.



























































Figure 5.25: Magnitude and phase plots of output impedance obtained by circuit














Figure 5.26: Block diagram of inner-current loop.
Fig. 5.24 shows the theoretically obtained magnitude and phase plots of the
compensator transfer function used in the inner-current loop. The theoretical results
were validated by simulation. Fig. 5.25 shows the magnitude and phase plots of the
compensator transfer function used in the inner-current loop using SABER Simulator.
5.5.5 Compensated Loop Gain of Inner-Current Loop Ti























where Ti0 is the gain at s = 0 given as
Ti0 = Tki0Tci0 =
VIRs




Fig. 5.27 shows the theoretically obtained magnitude and phase plots of compen-
sated loop gain of the inner-current loop. The theoretical results were validated by
simulation. Fig. 5.28 shows the magnitude and phase plots of compensated loop gain
of the inner-current loop using SABER Simulator.
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Figure 5.27: Theoretically obtained magnitude and phase plots of compensated loop






































10.0 100.0 1.0k 10.0k 100.0k
Figure 5.28: Magnitude and phase plots of compensated loop gain Ti of the inner-
current loop obtained by circuit simulation.
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5.6 Closed-Loop Transfer Functions for Inner-Current Loop
The following closed-loop control transfer functions are derived
• Reference voltage-to-inductor current transfer function Ticl.
• Reference voltage-to-output voltage transfer function Tpicl.
• Input voltage-to-inductor current transfer function Micl.
• Input voltage-to-output voltage transfer function Mvicl.
• Input voltage-to-duty cycle transfer function Mdi.
• Input Impedance Ziicl.
• Output Impedance Zoicl.
5.6.1 Reference Voltage-to-Inductor Current Transfer Function Ticl
Using the block diagram shown in Fig. 5.29, the closed-loop reference voltage-to-


























Figure 5.29: Block diagram used to derive inner-loop control-to-inductor current
transfer function Ticl.
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Figure 5.30: Theoretically obtained magnitude and phase plots of the inner-current
loop reference voltage-to-inductor current transfer function Ticl.
 f(Hz)






































Figure 5.31: Magnitude and phase plots of the inner-current loop reference voltage-

















Figure 5.32: Block diagram required to derive inner-loop control-to-output voltage
transfer function Tpicl.
Fig. 5.30 shows the theoretically obtained magnitude and phase plots of compen-
sated loop gain of the inner-current loop reference voltage-to-inductor current transfer
function. The theoretical results were validated by simulation. Fig. 5.31 shows the
magnitude and phase plots of the inner-current loop reference voltage-to-inductor
current transfer function using SABER Simulator.
5.6.2 Reference Voltage-to-Output Voltage Transfer Function Tpicl
Using the block diagram shown in Fig. 5.32, the closed-loop reference voltage-to-































Fig. 5.33 shows the theoretically obtained magnitude and phase plots of compen-
sated loop gain of the inner-current loop reference voltage-to-output voltage transfer
function. The theoretical results were validated by simulation. Fig. 5.34 shows
the magnitude and phase plots of the inner-current loop reference voltage-to-output
voltage transfer function using SABER Simulator.
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Figure 5.33: Theoretically obtained magnitude and phase plots of reference voltage-
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Figure 5.34: Magnitude and phase plots ofReference voltage-to-output voltage trans-






























Figure 5.35: Block diagram required to derive inner-loop input voltage-to-inductor
current transfer function Micl and inner-loop input voltage-to-output voltage transfer
function Mvicl.






















Figure 5.36: Theoretically obtained magnitude and phase plots of input voltage-to-
inductor current transfer function Micl.
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5.6.3 Input Voltage-to-Inductor Current Transfer Function Micl
Using the block diagram shown in Fig. , the closed-loop input voltage to inductor
















l = −TciTmTpiTfRsil + Mvivi = −Tiil + Mvivi. (5.88)









Fig. 5.36 shows the theoretically obtained magnitude and phase plots of compen-
sated loop gain of the inner-current loop input voltage-to-inductor current transfer
 f(Hz)






































Figure 5.37: Magnitude and phase plots of input voltage-to-inductor current transfer
function Micl obtained by circuit simulation.
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function. The theoretical results were validated by simulation. Fig. 5.37 shows the
magnitude and phase plots of the inner-current loop input voltage-to-inductor current
transfer function using SABER Simulator.
5.6.4 Input Voltage-to-Output Voltage Transfer Function Mvicl
Using the block diagram shown in Fig. 5.6.3, the closed-loop input voltage to output











From (5.90), the closed-loop input-to-output transfer function is




Fig. 5.38 shows the theoretically obtained magnitude and phase plots of com-
pensated loop gain of the inner-current loop input voltage-to-output voltage transfer

























Figure 5.38: Theoretically obtained magnitude and phase plots of input voltage-to-
output voltage transfer function transfer function Mvicl.
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function. The theoretical results were validated by simulation. Fig. 5.39 shows the
magnitude and phase plots of the inner-current loop input voltage-to-output voltage
transfer function using SABER Simulator.
5.6.5 Input Impedance Ziicl
















l = Tpid + Mvivi (5.94)
and the duty cycle is
d = TciTmvei = TciTm(−TfRsil). (5.95)
 f(Hz)









































Figure 5.39: Magnitude and phase plots of input voltage-to-output voltage transfer






























Figure 5.40: Block diagram used to derive inner-closed loop input impeance Ziicl.
Substituting (5.95) in (5.94)














The input current is given as











































































Figure 5.41: Theoretically obtained magnitude and phase plots of inner-loop input
impedance Ziicl.
 f(Hz)







































































Figure 5.43: Block diagram required to derive inner-closed-loop input impedance
Zoicl.
Fig. 5.41 shows the theoretically obtained magnitude and phase plots of compen-
sated loop gain of the inner-current loop input impedance. The theoretical results
were validated by simulation. Fig. 5.42 shows the magnitude and phase plots of the
inner-current loop input impedance using SABER Simulator.
5.6.6 Output Impedance Zoicl.




























































Figure 5.44: Theoretically obtained magnitude and phase plots of inner-closed loop
output impedance Zoicl.
 f(Hz)











































Figure 5.45: Magnitude and phase plots of inner-closed loop output impedance Zoicl
obtained by simulations.
253





o = Tpd + Zoio. (5.107)























Fig. 5.44 shows the theoretically obtained magnitude and phase plots of the inner-
current loop output impedance. The theoretical results were validated by simulation.
Fig. 5.45 shows the magnitude and phase plots of the inner-current loop output
impedance using SABER Simulator.
5.7 Outer-Voltage Loop
5.7.1 Uncompensated Loop Gain for Outer-Voltage Loop Tkv
The natural behavior of the outer-voltage-loop can be determined using the uncom-








5.7.2 Transfer Function of Control Circuit for Outer-Voltage-Loop Tcv
An integral-single-lead control circuit introduces a pole at the origin required to boost
the dc gain and a pole-zero pair to adjust crossover frequency fc to maintain required
PM. A detailed procedure to determine the transfer function of the controller to
improve the dc gain (> 50 dB) and achieve an inner current loop phase margin
PM = 60◦ is explained in [34] and only the relevant expressions are presented here.
The transfer function Tci of the current loop control circuit is
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Figure 5.47: Circuit of type-II compensator used in outer-voltage loop.
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Figure 5.48: Theoretically obtained magnitude and phase plots of compensator trans-
fer function Tcv for the outer-voltage loop.
 f(Hz)






































Figure 5.49: Magnitude and phase plots of the compensator transfer function Tcv for





















































































































































K(s − z_1)(s − z_2)































K(s − z_1)(s − z_2)



















Figure 5.52: SABER schematic of small-signal model of true-average current-mode controlled buck converter with inner-












































































































Fig. 5.48 shows the theoretically obtained magnitude and phase plots of the com-
pensator transfer function used in the outer-voltage loop. The theoretical results
were validated by simulation. Fig. 5.49 shows the magnitude and phase plots of the
compensator transfer function used in the outer-voltage loop using SABER Simulator.
5.7.3 Compensated Loop Gain of Outer Voltage-Loop Tv























where Tv0 is the gain at s = 0 given by
Tv0 = Tkv0Tcv0 =
VIRs




Fig. 5.54 shows the theoretically obtained magnitude and phase plots of the
loop gain of compensated outer-voltage loop. The theoretical results were validated
by simulation. Fig. 5.55 shows the magnitude and phase plots of the loop gain of
compensated outer-voltage loop using SABER Simulator.
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Figure 5.54: Theoretically obtained magnitude and phase plots of the loop gain Tv of
the compensated outer-voltage loop.
 f(Hz)




































Figure 5.55: Magnitude and phase plots of the loop gain Tv of the compensated























Figure 5.56: Block diagram used to derive control-to-output voltage transfer function
Tpcl.
5.8 Closed-Loop Transfer Functions for Outer-Voltage Loop
The following closed-loop control transfer functions are derived
• Reference voltage-to-output voltage transfer function Tpcl
• Input voltage-to-output voltage transfer function Mvcl
• Input voltage-to-duty-cycle transfer function Mdv
• Input Impedance Zivcl.
• Output Impedance Zovcl.
5.8.1 Reference Voltage-to-Output Voltage Transfer Function Tpcl
Using the block diagram shown in Fig. 5.56, the closed-loop reference voltage-to-








Fig. 5.57 shows the theoretically obtained magnitude and phase plots of the
reference voltage-to-output voltage transfer function. The theoretical results were
validated by simulation. Fig. 5.58 shows the magnitude and phase plots of the
reference voltage-to-output voltage transfer function using SABER Simulator.
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Figure 5.57: Theoretically obtained magnitude and phase plots of the reference
voltage-to-output voltage transfer function Tpcl.
 f(Hz)






































Figure 5.58: Magnitude and phase plots of the reference voltage-to-output voltage





















































Figure 5.59: Block diagram used to derive the input voltage to duty-cycle transfer
function Mdv.
























Figure 5.60: Theoretically obtained magnitude and phase plots of the input voltage-
to-duty cycle transfer function Mdv.
5.8.2 Input voltage to duty-cycle transfer function Mdv
Using the block diagram shown in Fig. 5.59, the closed-loop input voltage to duty-






























Figure 5.61: Magnitude and phase plots of the loop gain of the the input voltage-to-
duty cycle transfer function Mdv obtained by circuit simulation.





o = Tpd + Mvvi. (5.120)
Also
vfv = −βvo (5.121)
and
vcv = vri = −βTcvvo. (5.122)
The error voltage vei is






The inductor current is
il = Tpid + Mvivi (5.125)
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Substituting (5.125) and (5.124) in (5.123), yeilds
d
TmTci









































































Fig. 5.60 shows the theoretically obtained magnitude and phase plots of the
input voltage-to-duty cycle transfer function. The theoretical results were validated
by simulation. Fig. 5.61 shows the magnitude and phase plots of the input voltage-
to-duty cycle transfer function using SABER Simulator.
5.8.3 Input voltage to output voltage transfer function Mvcl
Using the block diagram shown in Fig. 5.62, the closed-loop input voltage to output

























































Figure 5.62: Block diagram used to derive the input voltage-to-output voltage transfer
function Mvcl.
From (5.119)






o = Tpd + Mvvi = TpMdvvi + Mvvi. (5.134)


























Figure 5.63: Theoretically obtained magnitude and phase plots of the input voltage-
to-output voltage transfer function Mvcl.
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= TpMdv + Mv. (5.135)
Fig. 5.63 shows the theoretically obtained magnitude and phase plots of the
input voltage-to-output voltage transfer function Mvcl. The theoretical results were
validated by simulation. Fig. 5.64 shows the magnitude and phase plots of the input
voltage-to-output voltage transfer function Mvcl using SABER Simulator.
5.8.4 Input Impedance Zivcl











o = Tpd + Mvvi (5.137)
 f(Hz)









































Figure 5.64: Magnitude and phase plots of the loop gain the input voltage-to-output




























































l = Tpid + Mvivi. (5.138)
Also
vfv = βvo, (5.139)






















Figure 5.66: Theoretically obtained magnitude and phase plots of the closed outer-
voltage loop input impedance Zivcl.
269
vev = vrv − vfv = 0 − βvo = −βvo (5.140)
and
vcv = vri = Tcvvev = −βTcvvo. (5.141)





The feedback voltage vfi is
vfi = TfRsil. (5.143)
The reference voltage to inner-current-loop is
vri = vei + vfi. (5.144)














































Figure 5.67: Magnitude and phase plots of the closed outer-voltage loop input










Substituting (5.137) in (5.146)



























































βTpTciTmTcv + 1 + TfRsTpiTciTm
vi (5.152)
The input current ii is
ii = ILd + Dil = ILd + D(Tpid + Mvivi) = (IL + DTpi)d + DMvivi. (5.153)
substituting (5.152)










− (IL + DTpi)
TciTm(TfRsMvi + βMvTcv)








= −(IL + DTpi)
TciTm(TfRsMvi + βMvTcv)
βTpTciTmTcv + 1 + TfRsTpiTciTm
+ DMvi (5.156)











































Figure 5.68: Block diagram used to derive the closed outer-voltage loop output
impedance Zovcl.
Fig. 5.66 shows the theoretically obtained magnitude and phase plots of the closed-
loop input impedance Zivcl. The theoretical results were validated by simulation. Fig.
5.67 shows the magnitude and phase plots of the closed-loop input impedance Zivcl
using SABER Simulator.
5.8.5 Output Impedance Zovcl

















l = Aiio + Tpid. (5.160)
Also
vfv = βvo (5.161)
and
vcv = vri = −βTcvvo. (5.162)
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Figure 5.69: Theoretically obtained magnitude and phase plots of the closed outer-
voltage loop output impedance Zovcl.
 f(Hz)














































Figure 5.70: Magnitude and phase plots of the closed outer-voltage loop output
impedance Zovcl obtained by circuit simulation.
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The error voltage vei is






Substituting (5.160) and (5.164) in (5.163), yields
d
TmTci

































Zo(1 + Ti) − AiTpTix
1 + Ti + TpTcvβTciTm
. (5.169)
Fig. 5.69 shows the theoretically obtained magnitude and phase plots of the closed-
loop output impedance Zovcl. The theoretical results were validated by simulation.
Fig. 5.70 shows the magnitude and phase plots of the closed-loop output impedance
Zovcl using SABER Simulator.
5.9 Results
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Figure 5.71: Comparison of responses in output voltages for step changes in input
voltage by 1 V obtained using Mv, Mvicl, and Mvcl transfer functions, respectively.



















Figure 5.72: Comparison of responses in output voltages for step changes in duty
cycle, current-loop reference, and voltage-loop reference voltages obtained using Tp,
Tpicl, and Tpcl transfer functions, respectively.
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Figure 5.73: Comparison of the responses in input current for step change in the
input voltage for the open-loop, power stage with only closed-inner loop, and with
two-loop controlled buck dc-dc converter.




















Figure 5.74: Comparison of responses in the output voltage for step changes in the
load current by 1 A for the open-loop, power stage with only closed-inner loop, and
with two-loop controlled buck dc-dc converter.
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Figure 5.75: Bode magnitude and phase plots of Tp at selected values of RL.








































The following topics have been covered in this dissertation:
1. Case study was performed on buck-boost dc-dc power converter.
2. Implementation of the proposed “True-Average“ current-mode control tech-
nique, which can potentially overcome the problems in the existing techniques.
3. Analysis of the steady-state waveforms and design of the inner-current loop.
4. Development of small-signal models using circuit-averaging technique and block
diagrams relevant to the inner-current loop.
5. Derivations of control and disturbance transfer functions related to closed-inner
loop.
6. Evaluation of ac and transient characteristics.
7. Model verification through simulations.
8. Experimental validation of inner-current loop of buck-boost converter.
9. Development of block diagrams with closed-outer loop in the presence of inner-
current loop.
10. Derivations of control and disturbance transfer functions for the two-loop sys-
tem.
11. Evaluation of ac and transient characteristics for the two-loop system.
12. Model verification through simulations for the two-loop system.
13. Experimental validation for closed-loop buck-boost converter with ACMC.
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14. Implementation of the proposed technique on buck converter and boost con-
verter and verification with simulations.
6.2 Conclusions
The main conclusions of this dissertation are:
1. The subharmonic instability at low duty cycles is mitigated in the proposed
control scheme.
2. The true-average current-mode control can accurately, sense, track, and regulate
only the average inductor current.
3. Current in any branch in the converter, irrespective of the magnitude of the
ripple can be sensed and controlled.
4. The control circuit and the filter circuit can be designed independently.
5. The RHP zero of the power-stage is not relocated by the inner current loop.
Only the complex-conjugate poles of the power-stage are relocated and moved to
a higher frequency. As a result, the bandwidth of the current-loop is wider than
the power stage. Note that, in single-loop voltage-mode control, the RHP zero
reduces the overall bandwidth with negative feedback and is a major drawback
of voltage-mode control.
6. The inner current loop compensates the outer loop by providing a significant
phase boost around the RHP zero frequency.
7. The outer loop in the presence of the inner loop provide nearly 100% correction
to step change in supply voltage and the load.
8. The current loop bandwidth is nearly 3 times higher than the open-loop band-
width at any duty cycle and load.
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9. Noise and other undesirable interference are generated by the logic circuits in
peak current-mode control. Whereas, average current-mode control is immune
to noise, thereby improving the quality of control signals.
10. Basic voltage-mode control has the following disadvantages:
• Slow response (or low bandwidth) due to large filter capacitor.
• Presence of RHP zero in non-minimum phase converters (boost and buck-
boost) require stronger controller such as Type-III or double-lead compen-
sators.
• Stability issues, when consecutively cascaded due to slow regulation.
The above problems are mitigated by average current-mode control. The inner-
current loop combined with the power-stage creates a much friendlier plant for
the voltage loop, which improves the overall dynamic performance significantly.
6.3 Future Work
The future works includes:
1. Implementation of the proposed true-average current-mode control technique
to other converter counterparts such as Ćuk, SEPIC, dual-SEPIC, half-bridge,
full-bridge, and push-pull converters.
2. Detailed study of the dynamic performance in the presence of high-order com-
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